

# LOW VOLTAGE ANALOG IC DESIGN

## PROJECT 1

### CONSTANT $G_m$ RAIL TO RAIL INPUT STAGE DESIGN

Prof. Dr. Ali ZEKİ

Umut YILMAZER

## 1. Introduction

In this project, two constant Gm input stages are designed. First circuit tries to keep sum of the square roots of the tail currents constant. Second circuit shifts the DC voltage between two input pairs. Design steps and simulation results are given in this work. Simulations are done in Cadence Environment and circuits are designed using UMC018 process technology with 3V.

## 2. Constant Gm Input Stage Using Square Root Circuit

First circuit is given below in Figure 1.




Figure 1: Constant  $G_m$  circuit using square root current based method

If common mode input voltage decreases drain voltage of  $M_{Bn}$  transistor also decreases and finally it goes into triode region. After that,  $I_{B10}$  current which is equal to  $I_{Bn}$  decreases. As the drain voltage of  $M_{Bn}$  decreases, gate voltage of  $M_{2a}$  decreases.  $V_A$  voltage is compared to this voltage. If the gate voltage of  $M_{2a}$  is lower than  $V_A$ ,  $I_{2a}$  current becomes higher than  $I_{1a}$  and  $I_{11}$  current increases. For this reason,  $I_{Bp}$  current also increases. This is a feedback mechanism and by the help of translinear loop between  $M_9$ - $M_{12}$  transistors helps obtaining the equation,  $\sqrt{I_{Bn}} + \sqrt{I_{Bp}} = 2I_{Br1}$ .

Transistors  $M_{Br1}$ ,  $M_{Br2}$ ,  $M_{Ba}$  are current sources.  $V_{Br1}$ ,  $V_{Br2}$ ,  $V_{Ba}$  voltages are chosen equal and their aspect ratios are chosen as  $M_{Ba} = 4M_{Br1} = 4M_{Br2}$  so that  $I_{Ba} = 4I_{Br1} = 4I_{Br2}$  is obtained. Maximum current difference between  $I_{Bn}$  and  $I_{Bp}$  is limited to  $4I_{Br1}$ . Aspect ratios of the current mirror transistors are chosen such that  $V_{DS,SAT}$  voltage is 100mV.

Input pair transistor dimensions are chosen to keep them in strong inversion. When one input pair is off, dimensions are chosen such that gm of other pair is 250uA/V. Since

maximum current equals to  $4I_{Br1}$ , dimensions of these transistors can be calculated using

$$gm = \frac{2I}{V_{gs} - V_t} \text{ and } gm = \sqrt{2u_{n,p}C_{ox} \frac{W}{L} I}.$$

$V_{Br1}$ - $V_{Br2}$ - $V_{Ba}$  voltages are obtained using a diode connected transistor. These voltages are chosen equal to 2.1V. Firstly,  $I_{Br1}$  current was chosen  $10\mu A$ ,  $15\mu A$ . It was seen that there is a large ripple in Gm curve. After that it is seen that for  $20\mu A$  current, low ripple is obtained. Although it increases power consumption, flatter behavior is obtained. In order to keep power consumption low, aspect ratios of M3-M<sub>Bn</sub> is chosen 1:5 and M5-M6 5:1. Equations do not change because current of M5-M10 is same with respect to 1:1 ratios. When N-input stage is off, total current is a little more than  $14I_{br}$ . This is because although M<sub>Bn</sub> goes into cutoff region, M3-M6-M5 transistors consume little power. In other case, total current is  $15.6I_{br}$ . Thus, worst case current is expected to be  $312\mu A$  when N-pair is on and P-pair is off.

Choosing  $V_A$  voltage is important, because it determines the value of input common mode voltage for which  $I_{2a}$  and  $I_{1a}$  changes. For a very low  $V_A$  voltage,  $I_{2a}$  never becomes equal to  $I_{Ba}$ . For a large  $V_A$ ,  $I_{1a}$  never becomes equal to  $I_{Ba}$ . Dimensions of  $M_{1a}$  and  $M_{2a}$  are also important. Although their aspect ratios are equal, their current ratios will change if we change aspect ratios of them at the same time. This is valid if gate voltages of these transistors are not equal. Therefore, current of M11-M10 changes and this affects Gm curve. Taking ripple in  $G_{mt}$  into account,  $V_A$  voltage is chosen 550mV.

Dimensions of the transistors M9-M12 are chosen equal due to the translinear loop. Aspect ratios of these devices also have effect on  $G_{mt}$  curve. They change drain voltage of  $M_{1a}$  and  $M_{2a}$  and this affects current sharing ratio of these transistors. Hence,  $G_{mt}$  slightly changes. This is a secondary effect, but must be taken into account. From simulations it is understood that choosing M9-M12 as  $5\mu/0.5\mu$  and  $M_{1a}$ - $M_{2a}$   $6\mu/0.5\mu$  provides flatter  $G_{mt}$  curve.

Input transistors must be biased in strong inversion because transistors in weak inversion have smaller transconductance and their cutoff frequency is lower [1]. Choosing  $I_{br}$   $20\mu A$ , tail current becomes  $80\mu A$  when one input stage is off. The practical values  $\mu_n C_{ox} = 118\mu A/V^2$  and  $\mu_p C_{ox} = 28\mu A/V^2$  are found using simulator. Lengths of these devices are not chosen minimum due to channel length modulation effect. Using  $g_m = \sqrt{2\mu C_{ox} \left(\frac{W}{L}\right) I}$  and simulator  $(W/L)_n = 6\mu/1\mu$  and  $(W/L)_p = 27\mu/1\mu$  gives  $250\mu S$  transconductance when one of the stages is off.

Schematic of the designed circuit is given in Figure 2. Common mode voltage is swept from ground to  $V_{DD}$  and AC signal is applied which has 1V differential AC magnitude. Common mode signal is swept by 20mV steps and  $G_{mt}$  curve is plotted using  $G_{mt} = [(I_{1n} - I_{2n}) + (|I_{1p}| - |I_{2p}|)]/1V$  equation. Change of  $G_{mt}$  is given in Figure 3.




Figure 2: Schematic of square root constant  $G_m$  circuit




Figure 3:  $G_{mt}$ - $V_{CM}$  curve of the circuit in Figure 2

Average value of the  $G_{mt}$  in Figure 3 is  $248.8\mu\text{A}/\text{V}$  and its ripple equals to  $\text{ripple} = (G_{mt,Max} - G_{mt,Min}) / G_{mtAv} = 20.5\mu / 248.5\mu = 8.25\%$ .

In Figure 4, change of total current sunk from DC supply is shown. Since on-off conditions of the circuit are not symmetric curve is not symmetric. Worst case current is  $308\mu\text{A}$ . It is calculated as  $312\mu\text{A}$ . Channel length modulation effect causes this situation.




Figure 4: Total current sunk from DC supply vs CM voltage

Dimensions of the transistors are given in Table 1.

Table 1: Transistor Dimensions

Transistors	Dimension, W/L	Transistors	Dimension, W/L
$M_{1n}-M_{2n}$	$6\mu/1\mu$	$M_{Bp}$	$80\mu/1\mu$
$M_{1p}-M_{2p}$	$27\mu/1\mu$	$M_4$	$80\mu/1\mu$
$M_{Bn}$	$50\mu/1\mu$	$M_{Br1}-M_{Br2}$	$60\mu/1\mu$
$M_3$	$10\mu/1\mu$	$M_{Ba}$	$240\mu/1\mu$
$M_6$	$20\mu/1\mu$	$M_{1a}-M_{2a}$	$6\mu/0.5\mu$
$M_5$	$100\mu/1\mu$	$M_9-M_{12}$	$5\mu/0.5\mu$
$M_7-M_8$	$50\mu/1\mu$		

In Figure 5,  $G_{mt}$  curves for different power supply voltages changing from 2.5V-3V are given. It is seen that when one pair is off, change of power supply does not have much effect since the transistors are in saturation. However, it shows its effect when both transistors are on. Lowering supply voltage is a problem especially for PMOS transistors because first they change their operating region. Circuit still operates at 2.5V.




Figure 5:  $G_{mt}$  curve for different power supply voltages

### 3. Constant $G_m$ Input Stage Using DC Level Shift Method

Second input stage is given in Figure 6 which is proposed in [2].




Figure 6: Input Stage using DC level shift

$M_3$ - $M_4$  transistors together with their bias current sources,  $M_5$ - $M_6$ , shift the input DC voltage. Thus, increment in  $G_{mt}$  curve due to both on regions of input pairs is avoided. Thus, flatter  $G_{mt}$  curve is obtained. This method again relies on  $B_n=B_p$  matching.

The transistors  $M_5$ - $M_6$ - $M_{Bp}$  and  $M_{Bn}$  are biased by two diode connected transistors as shown in Figure 7. Overdrive voltages of these transistors are chosen 100mV in order to keep voltage headroom low.

Tail currents are chosen  $40\mu\text{A}$  for strong inversion. Dimensions of the input transistors are chosen such that when one input stage is off,  $G_{mt}$  becomes  $250\mu\text{A/V}$ . Minimum channel length is chosen  $1\mu\text{m}$  due to channel length modulation problems and corresponding widths are found using  $g_m$  formula. Then, these values are adjusted using simulator.

Aspect ratios of  $M_{bn3}$ : $M_3$ : $M_{bn}$  are chosen 1:1:8 in order to keep power consumption low.  $I_{br}$  current is chosen  $5\mu\text{A}$ . When only PMOS stage is on,  $M_{bp3}$ - $M_5$ - $M_6$ - $M_{bn3}$  transistors consume  $4I_{br}$  and  $M_{bp}$  consumed  $8I_{br}$ . Therefore, total current becomes  $12I_{br}$ . It is  $60\mu\text{A}$  for  $5\mu\text{A}$   $I_{br}$ . For high values of  $V_{CM}$ , N-input stage is on, P stage is off and  $M_5$ - $M_6$  transistors are driven into triode region.  $M_{bn3}$ - $M_{bp3}$  transistors consume  $2I_{br}$  current and  $M_{bn}$  consumes  $8I_{br}$ . Total current becomes  $10I_{br}$  which is equal to  $50\mu\text{A}$ .

From simulations it is seen that  $G_{mt}$  curve is too much sensitive to  $M_3$ - $M_4$  transistors and also to change in power supply voltage. Overlapping region of  $g_{mn}$  and  $g_{mp}$  can easily change and this results in positive or negative peaks in  $G_{mt}$ .




Figure 7: Schematic of the 2<sup>nd</sup> circuit

Change of  $G_{mt}$  curve with  $V_{CM}$  is given in Figure 8. Average value of  $G_{mt}$  is  $248.2\mu\text{A/V}$  and its ripple equals to  $(G_{mt,Max}-G_{mt,Min})/G_{mt,AV}=17.1/248.2=6.9\%$ .




Figure 8:  $G_{mt}$ - $V_{CM}$  curve for DC level shift input stage




Figure 9: Total DC current- $V_{CM}$



In Figure 9, change of total current sunk from DC supply is given. Minimum and maximum currents are calculated before as  $50\mu\text{A}$  and  $60\mu\text{A}$ . Simulation results are as expected. Channel length modulation effect causes some error.  $I_{bp}$ - $I_{bn}$  currents intersect around  $0.8\text{V}$  and sum of them decreases. This situation can easily be seen from Figure 10. After  $0.8\text{V}$ ,  $I_{bn}$  current increases and total current consumption increases. After  $1.5\text{V}$ , current of  $M_3$  starts to decrease. Thus, total current decreases.




Figure 10: Change of  $M_{1n}$ - $M_{1p}$ - $M_3$  currents

Device dimensions are given in Table 2.

Table 2: Device dimensions

Transistor	Dimension (W/L)	Transistor	Dimension (W/L)
$M_{1n}$ - $M_{2n}$	$14\mu/1\mu$	$M_{1p}$ - $M_{2p}$	$68\mu/1\mu$
$M_{Bn}$	$48\mu/1\mu$	$M_{bp3}$ - $M_5$ - $M_6$	$15\mu/1\mu$
$M_3$ - $M_{bn3}$	$6\mu/1\mu$	$M_3$ - $M_4$	$0.65\mu/1\mu$
		$M_{Bp}$	$120\mu/1\mu$

#### 4. Conclusion

In this project, two constant  $G_m$  input stages have been designed with UMC018 process and simulated with BSIM3v3 parameters and their simulation results are given.

First circuit is a square root circuit which uses current base method to obtain constant  $G_m$ . Its ripple is 8.25% and its maximum DC power consumption is  $927\mu\text{W}$ . Power consumption of this circuit can be decreased using less tail current. However, it is seen from the simulations that ripple increases. Disadvantage of this circuit is that it relies on quadratic equation of MOSFET which is not exact in all cases and it is more complex than the second circuit. It still operates at 2.5V.

Second circuit uses DC level shift method. Its ripple is lower than the first one. It is 6.9%. DC power consumption is also lower than the first one. Its maximum value is  $183\mu\text{W}$ . Second circuit is simpler than the first one. However, simulations show that it is sensitive to  $M_3$ - $M_4$  transistors and power supply change too much. At 2.9V, its  $G_m$  at transition region decreases down to  $200\mu\text{S}$  which cannot be neglected. It can also be added that layout of first circuit occupies larger area.

## REFERENCES

- [1] J. H. Botma, R. F. Wassenaar, and R. J. Wiegerink, "A low voltage CMOS op amp with a rail-to-rail constant-gm input stage and a class AB rail-to-rail output stage," *EEE Proc. ISCAS 1993*, vol. 2, pp. 1314-1317, May 1993.
- [2] Wang, M., Mayhugh, Jr., T.L., Embabi, S.H.K. and Sanchez-Sinencio, E., "*Constant-gm rail-to-rail CMOS op-amp input stage with overlapped transition region*," *IEEE J.Solid-State Circuits*, vol.34, no.2, pp.148-156, 1999.