


# ERDEM ÇİL 040120157

# EHB 432E MICROPROCESSOR SYSTEM DESIGN PROJECT 2

**PROJECT NUMBER: 12** 


In this project, a system including one master picoblaze and two slave picoblazes has been implemented using ISE.



Block Diagram of the System

In the system, master picoblaze has "0Ch" as stored data. It sends first the address information then this stored data to slave picoblazes. If the address information is "01h", then slave1 picoblaze assigns the data sent from master picoblaze to its output and sends an acknowledgement signal to master picoblaze in order that it understands that the data has been read and accordingly the address information must be changed. If the address information is "02h", then slave2 picoblaze works similarly with slave1 picoblaze. The selection between the acknowledgement signals of two slave picoblazes is done using a multiplexer. The select input of this multiplexer is connected to the least significant bit of port\_id output of the master picoblaze.

# 1. Master Picoblaze:




Flowchart of Master Picoblaze

```
1
                 NAMEREG sA, address
 2
                 NAMEREG sB, value
 3
                 LOAD value, OC
 4
     slave1:
                 LOAD address, 01
                 OUTPUT address,00
 5
 6
                 LOAD value, OC
 7
                 LOAD value, OC
 8
                 OUTPUT value, 00
                 LOAD value, OC
 9
                 LOAD value, OC
10
                 INPUT so, 00
11
     ack1:
12
                 TEST so, 7F
                 JUMP Z, slave2
13
                 JUMP ack1
14
                 LOAD address, 02
15
     slave2:
                 OUTPUT address, 01
16
                 LOAD value, OC
17
                 LOAD value, OC
18
                 OUTPUT value, 01
19
20
                 LOAD value, OC
                 LOAD value, OC
21
                 INPUT s1,01
22
     ack2:
23
                 TEST s1, BF
                 JUMP Z, slave1
24
                 JUMP ack2
25
```

Assembly Code of Master Picoblaze

In the assembly code of master picoblaze, "LOAD value, 0C" command is used several times in order to provide some delay. This delay is necessary for the slave picoblazes. During these delay blocks, slave picoblazes take the address information and tests whether it is their address information. In the ack1 cycle, the input data sent by slave1 picoblaze is tested with the value "7Fh". The acknowledgement signal sent by slave1 picoblaze is "80h" and the result of the test is only zero when this value is sent. In the ack2 cycle, "7Fh" is replaced with "BFh", since the acknowledgement signal sent by slave2 picoblaze is "40h".

## 2. Slave Picoblazes:



Flowcharts of Slave Picoblazes

OAD sA,05 OAD sA,05 OAD sA,05
The state of the s
NPUT s1,7F
EST s1,01
UMP Z, address
NPUT s2,7F
UTPUT s2,80
UMP address
0

Assembly Code of Slave1 Picoblaze

1		LOAD sA,05
2		LOAD sA,05
3		LOAD sA,05
4	address:	INPUT s0,BF
5		TEST s0,02
6		JUMP Z, address
7		INPUT s1,BF
8		OUTPUT s1,40
9		JUMP address

Assembly Code of Slave2 Picoblaze

In the assembly codes of slave picoblazes, "LOAD sA, 05" command is used several times in order to provide the required delay. During this delay, address information is sent by master picoblaze. In slave1 picoblaze, the address is tested with the value "01h", whereas it is tested with the value "02h" in slave2 picoblaze. After testing the address information, the data read in the input is given to the output. The port\_id outputs of slave picoblazes are connected to the in\_port of master picoblaze via a multiplexer and the acknowledgement signal is sent form port\_id output. Therefore, the value "80h" is sent in slave1 picoblaze and "40h" in slave2 picoblaze.

### 3. Verilog Code:

```
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
21 module top_module(
22 input clk,reset,
23 output reg [7:0] out1,
24 output reg [7:0] out2
25
      );
26
27 ////////master signals
28 wire [9:0] address_master;
29
   wire
        [17:0] instruction master;
30 wire [7:0] port_id_master;
31 wire
         write_strobe_master, read_strobe_master, interrupt_ack_master;
32 wire [7:0] out_port_master;
33 reg [7:0] in_port_master;
35
   /////////slave1 signals
36
37 wire [9:0] address_slave1;
38 wire [17:0] instruction_slave1;
39 wire [7:0] port_id_slave1;
40 wire
        write strobe slave1, read strobe slave1, interrupt ack slave1;
41 wire [7:0] out_port_slave1;
42 reg [7:0] in_port_slave1;
 43
   .....
```

```
44
45 ////////slave2 signals
46 wire [9:0] address_slave2;
47 wire [17:0] instruction_slave2;
48 wire [7:0] port_id_slave2;
49 wire
            write_strobe_slave2, read_strobe_slave2, interrupt_ack_slave2;
   wire [7:0] out port slave2;
50
         [7:0] in port_slave2;
51 reg
53
54 ////////MUX signals
55 reg[7:0] mult_a,mult_b;
56 ///////////////
57 initial out1=0;
58 initial out2=0;
    /////////master
59
60 kcpsm3 master pico(
        .address (address master),
61
62
        .instruction(instruction_master),
       .port id(port id master),
63
64
        .write strobe (write strobe master),
       .out_port(out_port_master),
65
66
       .read_strobe(read_strobe_master),
67
        .in port (in port master),
       .interrupt(1'b0),
68
69
       .interrupt_ack(interrupt_ack_master),
70
        .reset (reset),
71
        .clk(clk)
72
       );
73
```

```
73
 74 master picol (
 75 .address(address_master),
        .instruction(instruction master),
 76
 77
        .clk(clk)
       );
 78
 80
 81 ////////slave1
 82 kcpsm3 slave1_pico(
 83 .address(address_slave1),
        .instruction(instruction_slave1),
 84
        .port_id(port_id_slave1),
.write_strobe(write_strobe_slave1),
 85
 86
        .out_port(out_port_slave1),
 87
        .read strobe(read strobe slave1),
 88
 89
       .in_port(in_port_slave1),
       .interrupt(1'b0),
 90
        .interrupt_ack(interrupt_ack_slave1),
 91
        .reset(reset),
 92
 93
        .clk(clk)
        );
 94
 95
 96 slave1 pico2 (
        .address(address slave1),
        .instruction(instruction slave1),
 98
 99
        .clk(clk)
 100
        );
    101
 102
103 ////////slave2
104 kcpsm3 slave2 pico(
105 .address(address slave2),
        .instruction(instruction slave2),
106
107
        .port id(port id slave2),
108
        .write strobe(write strobe slave2),
109
       .out port(out port slave2),
110
       .read strobe(read strobe slave2),
111
        .in port(in port slave2),
112
        .interrupt(1'b0),
113
        .interrupt ack(interrupt ack slave2),
114
        .reset(reset),
115
         .clk(clk)
116
        );
117
118 slave2 pico3 (
```

.address(address\_slave2),

.clk(clk)

); 

120 121


122

124

.instruction(instruction slave2),


```
125
     always@(posedge clk)
126
127
        begin
            if(write_strobe_master==1)
128
129
              begin
              in_port_slave1<=out_port_master;
130
131
              in_port_slave2<=out_port_master;
132
           if(write_strobe_slave1==1)
133
134
              out1<=out_port_slave1;
135
136
              out2<=0;
              mult_a<=port_id_slave1;
137
138
              end
           if(write strobe slave2==1)
139
140
              begin
141
              out1<=0;
             out2<=out_port_slave2;
142
143
              mult_b<=port_id_slave2;
              end
144
145
           if(port_id_master[0]==0)
146
             begin
147
              in_port_master<=mult_a;
148
              end
           if(port_id_master[0]==1)
149
150
              begin
151
              in port master<=mult b;
152
              end
153
        end
    endmodule
154
```

### 4. Simulation:




General Simulation Screen


The information "0Ch" is sent to two outputs one by one.




The address information "01h" is given to the output of master picoblaze, it is assigned to the input of slave1 picoblaze and read by slave1 picoblaze.




The stored data "0Ch" is given to the output of master picoblaze, it is assigned to the input of slave1 picoblaze and read by slave1 picoblaze.




The stored data "0Ch" is given to the output of slave1 picoblaze and it is assigned to out1. Simultaneously, "80h" is given to the port\_id\_slave1 and it is assigned to the input of master picoblaze and read by master picoblaze.



The address information "02h" is given to the output of master picoblaze, it is assigned to the input of slave2 picoblaze and read by slave2 picoblaze.



The stored data "0Ch" is given to the output of master picoblaze, it is assigned to the input of slave2 picoblaze and read by slave2 picoblaze.



The stored data "0Ch" is given to the output of slave2 picoblaze and it is assigned to out2. Simultaneously, "40h" is given to the port\_id\_slave2 and it is assigned to the input of master picoblaze and read by master picoblaze.