



ERDEM ÇİL

040120157


EHB 432E

MICROPROCESSOR SYSTEM DESIGN

PROJECT 2

PROJECT NUMBER: 12


In this project, a system including one master picoblaze and two slave picoblazes has been implemented using ISE.



Block Diagram of the System

In the system, master picoblaze has “0Ch” as stored data. It sends first the address information then this stored data to slave picoblazes. If the address information is “01h”, then slave1 picoblaze assigns the data sent from master picoblaze to its output and sends an acknowledgement signal to master picoblaze in order that it understands that the data has been read and accordingly the address information must be changed. If the address information is “02h”, then slave2 picoblaze works similarly with slave1 picoblaze. The selection between the acknowledgement signals of two slave picoblazes is done using a multiplexer. The select input of this multiplexer is connected to the least significant bit of port_id output of the master picoblaze.

1. Master Picoblaze:



Flowchart of Master Picoblaze

```


1      NAMEREG sA, address
2      NAMEREG sB, value
3      LOAD value,0C
4  slave1:  LOAD address,01
5          OUTPUT address,00
6          LOAD value,0C
7          LOAD value,0C
8          OUTPUT value,00
9          LOAD value,0C
10         LOAD value,0C
11  ack1:   INPUT s0,00
12         TEST  s0,7F
13         JUMP Z, slave2
14         JUMP ack1
15  slave2:  LOAD address,02
16         OUTPUT address,01
17         LOAD value,0C
18         LOAD value,0C
19         OUTPUT value,01
20         LOAD value,0C
21         LOAD value,0C
22  ack2:   INPUT s1,01
23         TEST  s1,BF
24         JUMP Z, slave1
25         JUMP ack2

```

Assembly Code of Master Picoblaze

In the assembly code of master picoblaze, “LOAD value, 0C” command is used several times in order to provide some delay. This delay is necessary for the slave picoblazes. During these delay blocks, slave picoblazes take the address information and tests whether it is their address information. In the ack1 cycle, the input data sent by slave1 picoblaze is tested with the value “7Fh”. The acknowledgement signal sent by slave1 picoblaze is “80h” and the result of the test is only zero when this value is sent. In the ack2 cycle, “7Fh” is replaced with “BFh”, since the acknowledgement signal sent by slave2 picoblaze is “40h”.

2. Slave Picoblazes:



Flowcharts of Slave Picoblazes

1		LOAD sA, 05
2		LOAD sA, 05
3		LOAD sA, 05
4	address:	INPUT s1, 7F
5		TEST s1, 01
6		JUMP Z, address
7		INPUT s2, 7F
8		OUTPUT s2, 80
9		JUMP address

Assembly Code of Slave1 Picoblaze

1		LOAD sA, 05
2		LOAD sA, 05
3		LOAD sA, 05
4	address:	INPUT s0, BF
5		TEST s0, 02
6		JUMP Z, address
7		INPUT s1, BF
8		OUTPUT s1, 40
9		JUMP address

Assembly Code of Slave2 Picoblaze

In the assembly codes of slave picoblazes, “LOAD sA, 05” command is used several times in order to provide the required delay. During this delay, address information is sent by master picoblaze. In slave1 picoblaze, the address is tested with the value “01h”, whereas it is tested with the value “02h” in slave2 picoblaze. After testing the address information, the data read in the input is given to the output. The port_id outputs of slave picoblazes are connected to the in_port of master picoblaze via a multiplexer and the acknowledgement signal is sent from port_id output. Therefore, the value “80h” is sent in slave1 picoblaze and “40h” in slave2 picoblaze.

3. Verilog Code:

```
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 ///////////////////////////////////////////////////////////////////
21 module top_module(
22 input clk,reset,
23 output reg [7:0] out1,
24 output reg [7:0] out2
25 );
26
27 ////////////////master signals
28 wire [9:0] address_master ;
29 wire [17:0] instruction_master ;
30 wire [7:0] port_id_master ;
31 wire write_strobe_master, read_strobe_master, interrupt_ack_master ;
32 wire [7:0] out_port_master ;
33 reg [7:0] in_port_master ;
34 ////////////////
35
36 ////////////////slave1 signals
37 wire [9:0] address_slave1 ;
38 wire [17:0] instruction_slave1 ;
39 wire [7:0] port_id_slave1 ;
40 wire write_strobe_slave1, read_strobe_slave1, interrupt_ack_slave1 ;
41 wire [7:0] out_port_slave1 ;
42 reg [7:0] in_port_slave1 ;
43 ////////////////
44
```

```
44
45 ////////////////slave2 signals
46 wire [9:0] address_slave2 ;
47 wire [17:0] instruction_slave2 ;
48 wire [7:0] port_id_slave2 ;
49 wire write_strobe_slave2, read_strobe_slave2, interrupt_ack_slave2 ;
50 wire [7:0] out_port_slave2 ;
51 reg [7:0] in_port_slave2 ;
52 ////////////////
53
54 ////////////////MUX signals
55 reg[7:0] mult_a,mult_b;
56 ////////////////
57 initial out1=0;
58 initial out2=0;
59 ////////////////master
60 kcpsm3 master_pico(
61 .address(address_master),
62 .instruction(instruction_master),
63 .port_id(port_id_master),
64 .write_strobe(write_strobe_master),
65 .out_port(out_port_master),
66 .read_strobe(read_strobe_master),
67 .in_port(in_port_master),
68 .interrupt(1'b0),
69 .interrupt_ack(interrupt_ack_master),
70 .reset(reset),
71 .clk(clk)
72 );
73
```




```

125
126 always@(posedge clk)
127     begin
128         if(write_strobe_master==1)
129             begin
130                 in_port_slave1<=out_port_master;
131                 in_port_slave2<=out_port_master;
132             end
133         if(write_strobe_slave1==1)
134             begin
135                 out1<=out_port_slave1;
136                 out2<=0;
137                 mult_a<=port_id_slave1;
138             end
139         if(write_strobe_slave2==1)
140             begin
141                 out1<=0;
142                 out2<=out_port_slave2;
143                 mult_b<=port_id_slave2;
144             end
145         if(port_id_master[0]==0)
146             begin
147                 in_port_master<=mult_a;
148             end
149         if(port_id_master[0]==1)
150             begin
151                 in_port_master<=mult_b;
152             end
153     end
154 endmodule


```

4. Simulation:




General Simulation Screen


The information "0Ch" is sent to two outputs one by one.




The address information “01h” is given to the output of master picoblaze, it is assigned to the input of slave1 picoblaze and read by slave1 picoblaze.




The stored data “0Ch” is given to the output of master picoblaze, it is assigned to the input of slave1 picoblaze and read by slave1 picoblaze.




The stored data “0Ch” is given to the output of slave1 picoblaze and it is assigned to out1. Simultaneously, “80h” is given to the port_id_slave1 and it is assigned to the input of master picoblaze and read by master picoblaze.



The address information “02h” is given to the output of master picoblaze, it is assigned to the input of slave2 picoblaze and read by slave2 picoblaze.



The stored data “0Ch” is given to the output of master picoblaze, it is assigned to the input of slave2 picoblaze and read by slave2 picoblaze.



The stored data “0Ch” is given to the output of slave2 picoblaze and it is assigned to out2. Simultaneously, “40h” is given to the port_id_slave2 and it is assigned to the input of master picoblaze and read by master picoblaze.