

A New CMOS Electronically Tunable Current Conveyor and Its Application to Current-Mode Filters

Çağlar Kılıkçier
504081236



Summary

- Introduction
- Proposed CMOS high-performance electronically tunable second-generation current conveyor (ECCII)
- Application of a current-mode CC based filter with proposed ECCII
- Simulation results of the application




Introduction

- In the article, a new CMOS high-performance electronically tunable second-generation current conveyor (ECCII), and application of a second order current filter realization with ECCII is given with SPICE simulation results.
- Although there are other methods like OTAs or DCCC realizations for tuning, with the proposed ECCII there will be no suffer from limited output voltage swing like the OTAs or complicated structure and oversize area consumption like DCCC's that uses CDNs

Proposed CMOS ECCII Structure

- Proposed ECCII's equataion matrix is given as below


$$\begin{bmatrix} i_Y \\ v_X \\ i_Z \end{bmatrix} = \begin{bmatrix} 0 & 0 & 0 \\ 1 & 0 & 0 \\ 0 & \pm k & 0 \end{bmatrix} \begin{bmatrix} v_Y \\ i_X \\ v_Z \end{bmatrix} .$$




- According to equation between X and Y terminals there is a unity voltage gain and a tuneable $\pm k$ current gain between terminals X and Z.
- Y and Z terminals shows a high impedance level, and the X terminal have low impedance

Proposed CMOS ECCII Structure

- \pm sign of k gives us the type of ECCII if it is positive or negative type of ECCII.
- Representations of ECCIIs can be simply shown as



OR



Proposed CMOS ECCII Structure

(CA implementation used in proposed CMOS ECCII)

- Tunable small signal current amplifier




Fig. 1. Small signal amplifier



Proposed CMOS ECCII Structure


(CA implementation used in proposed CMOS ECCII)

- M_1, M_2, M_3 and M_1', M_2', M_3' transistors group form a current squaring circuit with A and B input ports.
- Diode connected transistors M_4 , and M_5 , and the current source I_A , form a current-controlled bias circuit, which supplies the bias voltage V_{REF} to M_3 and M_3' .
- Assumed that all the transistors in the circuit are characterised by the square-law model of an MOS transistor operating in the saturation region.

Proposed CMOS ECCII Structure

(CA implementation used in proposed CMOS ECCII)

- Simply from these equations I_1 and I_2 can be found.[3]




$$I_1 = K(V_a - V_T)^2$$

$$I_2 = K(V_b - V_T)^2$$

$$V_b = V_2 - V_a.$$

$$I_1 - I_2 = K(V_2 - 2V_T)(V_a - V_b).$$

$$I_1 + I_2 = \frac{1}{2}K(V_2 - 2V_T)^2 + \frac{(I_1 - I_2)^2}{2K(V_2 - 2V_T)^2}.$$



$$I_0 = \frac{1}{4}K(V_2 - 2V_T)^2$$

$$I_{\text{out}} = 2I_0 + \frac{I_{\text{in}}^2}{8I_0}.$$

Fig. 2. Equations forming the I_1 and I_2 [3]

Proposed CMOS ECCII Structure


(CA implementation used in proposed CMOS ECCII)

- I_1 and I_2 given as $I_1=2I_A+(I_B+i_X)^2/8I_A$ and
- $I_2=2I_A+(I_B-i_X)^2/8I_A$
- As long as Keeping $|I_B| + |i_X| \leq 4I_A$ at currents I_1 and I_2 are multiplied n times by the upper current mirrors in fig.1, so the output current of the circuit i_z equals nI_1-nI_2 which is $n(I_B / 2I_A) i_X = ki_X$
- Where $k=n(I_B / 2I_A)$ is the controlled small signal gain by the dc bias currents of the I_B and I_A .f
- Dynamic range of the gain k can be increased because the maximum value of k limited by $k \leq 2n$.

Proposed CMOS ECCII Structure (OA part)

- Using the CA described before proposed ECCII implementation is given as fig.3.
- First part of the circuit is a high performance two stage OA with output buffer.
- First stage of the OA is a differential amplifier consist of MG1-MG4 with voltage gain of $A_{v1} = -g_{MG1}(r_{oMG1} || r_{oMG2})$ where g_{MG1} and r_{oMG1} , r_{oMG2} are the small signal transconductance gain and output resistances

Proposed CMOS ECCII Structure



• Fig.3. Proposed ECCII+

Proposed CMOS ECCII Structure

(OA part)

- Second stage of the OA is MG5 source amplifier transistor buffered by MG6-MG9 transistors which is a Class-AB output stage.
- Gain of this second stage A_{V_2} is given as

$$\begin{aligned} A_{v2} &= -g_{m_{MG5}} \left(\left(\frac{r_{o_{MG5}} + r_{o_{MG6}} + g_{m_{MG6}} r_{o_{MG5}} r_{o_{MG6}}}{1 + g_{m_{MG6}} r_{o_{MG6}}} \right) \right) \\ &\approx -g_{m_{MG5}} \left(r_{o_{MG5}} \parallel r_{o_{MG6}} \right). \end{aligned}$$

Proposed CMOS ECCII Structure

(OA part)

- Then overall gain of the OA can be calculated as $A_V = A_{V1} \times A_{V2}$. Assuming that Class-AB output stage has a unity gain.
- Using Miller compensation in the OA between C and D, C_C capacitance and transistors MG27, MG28. Node A can follow $I_B + i_X$ current entering the X node even at high frequencies.

- f_d can given as

$$f_d = \frac{1}{2\pi (r_{oMG1} \parallel r_{oMG2}) (C_{nC} + (1 + |A_{v2}|)C_C)} \cong \frac{1}{2\pi (r_{oMG1} \parallel r_{oMG2}) |A_{v2}|C_C}$$

Proposed CMOS ECCII Structure (OA part)

- Where C_{nC} is the parasitic capacitance between C node and the ground, it is given by

$$C_{nC} \cong C_{gdMG1} + C_{dbMG1} + C_{gdMG2} + C_{dbMG2} + C_{gsMG5}$$

- C_{gdMG5} is ignored because it is too small compared to the C_{nC} .
- Gain-bandwidth of the OA is $GBW = A_v \cdot f_d \cong \frac{g_{mMG1}}{2\pi C_C}$
- Transistors MG27 and MG28 are used to locate a zero

$$\text{at } s_0 = \frac{1}{C_C \left(\frac{1}{g_{mMG5}} - R \right)}$$

Proposed CMOS ECCII Structure

(OA part)

- where R is resistance produced by the MG27 and MG28. If R selected greater than $1/g_{mMG5}$ phase margin can be improved.
- Negative feedback going from the MG5 ensures the unity gain of the VX/VY function and feedback at X node provides the low impedance terminal. Which is

$$R_{xt} \cong \frac{\left(\frac{1}{g_{mMG8}} \parallel \frac{1}{g_{mMG9}} \right) \times \left(\frac{1}{g_{mMG1} g_{mMG5}} \right)}{\left(\left(\frac{r_{oMG5} + r_{oMG6} + g_{mMG6} r_{oMG5} r_{oMG6}}{1 + g_{mMG6} r_{oMG6}} \right) \parallel \left(\frac{r_{oMG7} + r_{oMG18} + g_{mMG7} r_{oMG7} r_{oMG18}}{1 + g_{mMG7} r_{oMG7}} \right) \right)} \times (r_{oMG1} \parallel r_{oMG2})$$

Proposed CMOS ECCII Structure (OA part)

- And the impedance at node Y is $|Z_Y| \approx \frac{1}{\eta W_{MG1} L_{MG1} C_{ox} \omega}$
- Where η is a constant parameter, W channel width and L is channel length of the MG1 transistor C_{OX} is the gate oxide capacitance and ω is the operation frequency.
- And using current mirrors MG11, MG13, MG14; MG10, MG12, MG15; MG19, MG21, MG22 and MG23, MG24, MG25, MG26 I_B+i_X and I_B-i_X currents transferred to the A and B nodes of the small signal current amplifier.

Proposed CMOS ECCII Structure

(CA part)

- The second part of the proposed ECCII+ circuit is the small signal current amplifier of Fig.1 constructed with high-performance current mirrors known as IAFCCMs in its output stage.
- IAFCCMs used because the output conductance and the feedback capacitance are 100 times lower than the standard current mirror circuit .
- The output resistance at terminal Z of the proposed

$$R_{oz} = [g_{m_{MC7}} g_{m_{MC4}} r_{o_{MC3}} r_{o_{MC7}} (r_{o_{MC4}} \parallel r_{o_{MC9}})] \parallel [g_{m_{MC16}} g_{m_{MC14}} r_{o_{MC16}} \times (r_{o_{MC12}} \parallel r_{o_{MC13}}) (r_{o_{MC14}} \parallel r_{o_{MC19}})] .$$

Proposed CMOS ECCII Structure

(CA part)


- From Fig.3, it can be seen that the value of parameter $n=2$ because transistors MC_{12}, MC_{13} and MK_7, MK_8 are used in parallel. So this circuit's maximum current gain is $k_{MAX}=4$.
- Also type of our positive ECC can be changed to negative ECC by applying currents I_B+i_X and I_B-i_X into terminals B and A of the small signal current amplifier.

Proposed CMOS ECCII Structure

(Noise performance)

- Noise can be modeled by three sources V_{nY}^2 , V_{nX}^2 and I_{nX}^2 . Because of the high gain of the input stage other input-referred noise contributions became insignificant so V_{nY}^2 , V_{nX}^2 and I_{nX}^2 power-spectral densities can be given as below. (γ , noise factor of transistor channel length and bias)

$$\begin{aligned} \overline{V_{nY}^2} &\approx 4kT\gamma(g_{m_{MG1}} + g_{m_{MG2}}) \cdot \frac{1}{g_{m_{MG1}}^2} \\ &= 4kT\gamma \left(\frac{1}{g_{m_{MG1}}} + \frac{g_{m_{MG2}}}{g_{m_{MG1}}^2} \right) \\ \overline{I_{nX}^2} &\approx 4kT\gamma g_{m_{MG20}} \\ \overline{V_{nX}^2} &\approx 4kT\gamma(g_{m_{MG3}} + g_{m_{MG4}}) \cdot \frac{1}{g_{m_{MG3}}^2} \\ &= 4kT\gamma \left(\frac{1}{g_{m_{MG3}}} + \frac{g_{m_{MG4}}}{g_{m_{MG3}}^2} \right) \end{aligned}$$





A Filter application of The ECCII

- There are many voltage and current-mode CC based filters available in the literature but most of them lack of electronic tunability. Tunability can be obtained by using a CCCII instead of ECCII but it is used as a tool for adjusting the resonant frequency or quality factor of the filter circuits, but not the gain. To control gain ECCII provides a better solution.

A Filter application of The ECCII




Fig. 4. An universal current-mode filter using ECCII+s.

A Filter application of The ECCII

- Analysing the circuit in fig.4 the low-pass, high-pass, and bandpass transfer functions can be given as

$$\begin{aligned}\frac{I_{lp}}{I_{in}} &= \frac{\frac{k_1 k_3}{C_1 C_2 R_1 R_2}}{s^2 + \frac{1}{C_1 R_1} s + \frac{k_1 k_2}{C_1 C_2 R_1 R_2}} \\ \frac{I_{hp}}{I_{in}} &= \frac{s^2}{s^2 + \frac{1}{C_1 R_1} s + \frac{k_1 k_2}{C_1 C_2 R_1 R_2}} \\ \frac{I_{bp}}{I_{in}} &= \frac{-\frac{k_1}{C_1 R_1} s}{s^2 + \frac{1}{C_1 R_1} s + \frac{k_1 k_2}{C_1 C_2 R_1 R_2}}\end{aligned}$$

- Where k_i is current gain of ith ECCII. The gains of the filter is $G_{lp}=(k_3/k_2)$, $G_{hp}=1$, $G_{bp}=-k_1$ respectively.

A Filter application of The ECCII

- Extra ECCIIs can be used to obtain tunable gains.
- ω_0 and Q values given as

$$\omega_0 = \sqrt{\frac{k_1 k_2}{C_1 C_2 R_1 R_2}} \quad Q = \sqrt{\frac{k_1 k_2 C_1 R_1}{C_2 R_2}}$$

- It can be seen that low pass gain can be tuned by k_3 without changing ω_0 or Q , also k_2 and k_1 used to change the ω_0 and Q parameters.

A Filter application of The ECCII

- Also the filters ω and Q sensitivities given as;

$$\begin{aligned}S_{k_3}^{G_{lp}} &= -S_{k_2}^{G_{lp}} = S_{k_1}^{G_{bp}} = 1 \\S_{k_1}^{G_{lp}} &= S_{k_1}^{G_{hp}} = S_{k_2}^{G_{hp}} = S_{k_3}^{G_{hp}} = S_{k_2}^{G_{bp}} = S_{k_3}^{G_{bp}} = 0 \\S_{k_1}^{\omega} &= S_{k_2}^{\omega} = S_{k_1}^Q = S_{k_2}^Q = \frac{1}{2} \\S_{k_3}^{\omega} &= S_{k_3}^Q = 0\end{aligned}$$

- Which are not more than 1 in magnitude.

Simulation Results

- The performance of the proposed ECCII is verified using the SPICE simulation program. The MOS transistors are simulated using TSMC 0.35- μm CMOS process model parameters $V_{\text{THN}}=0.54\text{ V}$, $V_{\text{THP}}=-0.71\text{ V}$, $\mu_{\text{N}}=436\text{ cm}^2/\text{V-s}$, $\mu_{\text{P}}=212\text{ cm}^2/\text{V-s}$, $T_{\text{OX}}=7.9\text{ nm}$ and dimensions as in table below


Transistor	W/L (μm)
MG1, MG3	47.25/0.7
MG2, MG4	8.75/0.7
MG6, MG8	70/1.4
MG5, MG7, MG9-MG28	28/1.4
MC1-MC19, MK6-MK8	
MK1-MK5, MK9-MK11	35/0.7




Simulation Results

- Using the selected values
- $V_{\text{supply}} = \pm 1.5\text{V}$
- $I_A = I_B = 50\ \mu\text{A}$
- $I_C = 100\ \mu\text{A}$
- $C_C = 4.3\text{pF}$
- Two simulation configurations performed. Voltage follower input voltage on Y, output on X with an infinite load at X. And current follower input current on X, output current on Z with Z grounded.

Simulation Results




V_x - V_y dc transfer characteristic of the proposed ECCII+




I_z - I_x dc characteristic of the proposed ECCII+ for different values of I_B .

Simulation Results




Frequency response of the voltage follower
 V_X/V_Y .




Frequency response of the current follower
 I_Z/I_X .

Cut off frequencies are 107 and 77 MHz, respectively.

Simulation Results




The frequency response of the impedance at terminal Y.



Frequency response of the impedance at terminal X for different values of biasing current I_C .


Simulation Results




Frequency response of the impedance at terminal Z.

- The terminal Z has very high impedance because of using IAFCCM in the output stage of the ECCII.
- Impedance values of $73\text{ M}\Omega$, $38.2\text{ M}\Omega$, and $448\text{ k}\Omega$ are found for the terminal Z at frequencies of 10 Hz, 10 kHz, and 1 MHz, respectively.

Simulation Results




Response of the voltage follower to a sinusoidal signal at 1 MHz.




Response of the current follower to a sinusoidal signal at 1 MHz for different values of I_B .

Simulation Results



Frequency responses of the second-order current-mode filter. ($f_o=450\text{kHz}$, $Q=0.707$)



Tuning of the gain of the low-pass response.

Simulation Results

- The model of the ECCII taking parasitics into account is shown in Fig. 5.





Fig. 5. Model of the ECCII including parasitic elements.

Simulation Results


- The large-signal behavior of the circuit is tested by investigating the total harmonic distortion (THD) for sinusoidal input signals at 1 MHz. The THD graphs given for voltage follower and current follower configurations for the parasitic values at terminals X, Y, and Z of the proposed ECCII are given in table below

Parasitic	Value		
R_X, L_X	46 Ω , 240 μ H @ $I_C=100\mu$ A	31 Ω , 67 μ H @ $I_C=250\mu$ A	4.7 Ω , 6.6 μ H @ $I_C=400\mu$ A
R_Y, C_Y	∞ , 2.7pF		
R_Z, C_Z	73M Ω , 0.35pF		

Simulation Results



THD of the voltage follower.



THD of the current follower for different values of I_B .



Conclusion

- A new ECCII, whose current-transfer ratio can be varied by electronic means, is proposed in this paper.
- Which has very high output impedance, which makes it suitable for cascading.
- Also implementation of a second-order current-mode universal filter with the proposed ECCII is given which realizes BP,HP,LP responses.
- Simulations shows a very good performance of the ECCII in terms of output resistance, linearity, frequency response, noise, and tunability.



References

- [1]S. Minaei, O. K. Sayin and H. Kuntman, “A New CMOS Electronically Tunable Current Conveyor and Its Application to Current-Mode Filters,” *IEEE Transactions on Circuits and Systems I, TCAS-I*, Volume 53, No.7, 1448-1457, 2006.
- [2]W. Surakampontrorn and K. Kumwachara, “CMOS-based electronically tunable current conveyor,” *Electron. Lett.*, vol. 28, no. 14, pp. 1316-1317, Jul. 1992.
- [3]K. Bult and H. Wallinga, “A class of analog CMOS circuits based on the square-law characteristic of an MOS transistor in saturation,” *IEEE J. Solid-State Circuits*, vol. 22, no. 3, pp. 357-365, Jun. 1987.