## 3.2 <u>Row Amplifier (ROW\_AMP)</u>

In the previous section, I have found out the biasing condition of DCELL's transistors M1 and M2. Then, I need an analog block whose output signal (current) is a function of the input current (DCELL row's output current), while keeping the input node voltage at a constant level satisfying biasing condition. In this section, I will analyze in detail this analog block named ROW\_AMP.

Each row of the DCELL matrix must contain one ROW\_AMP block. The output currents of the blocks are the input signals of the classifier network determining the closest template-vector to the input vector. In order to utilize a Winner-Takes-All (WTA) network as a classifier, the output current of the block ROW\_AMP must be maximum when the input current, distance, is minimum. Obviously, it must be minimum when the input current is maximum. This can be realized by simply subtracting the input current from a constant bias current  $I_B$ . The bias current  $I_B$  must be unconditionally greater than the input current.



Figure 3.2-1 Schematic view of ROW\_AMP and its bias circuits

The schematic view of the proposed ROW\_AMP block and its bias circuits can be seen in Figure3.2.1. Thus, equations of definition of the block ROW\_AMP are as follows:

$$V_{IN} = V_{REF}$$
  

$$I_{OUT} = I_B - I_{IN}$$
  
3.2.1

Operation principle of ROW\_AMP block can be explained as follows:

Transistors M1 and M2 form a regulated cascode structure. In this way, transistor M1, biased by transistor M4, keeps input terminal voltage at  $V_{TN(M1)}$ +gate over drive constant level. Transistor M3 flows the constant bias current I<sub>B</sub> (or I<sub>BIAS</sub>). As the drain voltage of this transistor is constant, there is no channel length modulation. With respect to KIRCHOFF current law, transistor M2 flows the output current being equal to (I<sub>B</sub> - I<sub>IN</sub>). As mentioned above, for a proper operation I<sub>B</sub> must be unconditionally greater than I<sub>IN</sub>.

Assuming that

$$\beta_3 = \beta_6$$
,  $\beta_4 = \beta_5$ ,  $V_{TN(M6)} = V_{TN(M3)} = V_{TN(M2)} = V_{TN(M1)} = V_{TN}$   
 $I_{IN} = 0$ ,  $V_{TP(M7)} = V_{TP(M4)} = V_{TP(M5)} = V_{TP}$  3.2.2

DC node voltages of ROW\_AMP can be expressed as follows

$$V_{IN} = \sqrt{\frac{2I_{K}}{\beta_{I}}} + V_{TN}$$
 3.2.3

$$\mathbf{V}_{\mathrm{A}} = \sqrt{\frac{2\mathbf{I}_{\mathrm{B}}}{\beta_2}} + \sqrt{\frac{2\mathbf{I}_{\mathrm{K}}}{\beta_1}} + 2\mathbf{V}_{\mathrm{TN}}$$
 3.2.4

$$V_{O} = -\sqrt{\frac{2I_{B}}{\beta_{7}}} + V_{DD} + V_{TP}$$
 3.2.5

Input voltage level  $V_{IN}$  is equal to 770.2mV. Transistor M3 must operate in saturation region. Thus, during the determination of its aspect ratio, input voltage

level must taken into account. Let me now calculate small signal parameters of the block ROW\_AMP. Its small signal equivalent circuit can be seen in Figure 3.2.2.



Figure 3.2-2 : Small Signal equivalent circuit of ROW\_AMP.

Node equations of the circuit are

.

1) 
$$I_{O} = -(gm_{7} + gds_{7} + sC_{GS7})V_{O}$$
  
2)  $I_{O} = gm_{2}(V_{A} - V_{IN}) + gds_{2}(V_{O} - V_{IN})$   
3)  $I_{O} + I_{IN} = (sC_{GS1} + g_{IN} + gds_{3})V_{IN} + sC_{GS2}(V_{IN} - V_{A})$   
4)  $sC_{GS2}(V_{IN} - V_{A}) = gm_{1}V_{IN} + (gds_{1} + gds_{4})V_{A}$   
3.2.6

Thus, with respect to (3.2.6), the small signal current gain of the block ROW\_AMP can be expressed as follows:

$$\frac{I_{O}}{I_{IN}} = \frac{-(sC_{GS7} + gm_{7} + gds_{7})[gds_{2}C_{GS2}s + gm_{1}gm_{2} + (gm_{2} + gds_{2})(gds_{1} + gds_{4})]}{(C_{GS7}s + gm_{7} + gds_{7} + gds_{2})[C_{GS1}C_{GS2}s^{2} + [C_{GS2}(g_{IN} + gds_{3} + gds_{1} + gds_{4} + gm_{1})]}{+C_{GS1}(gds_{1} + gds_{4})]s + (g_{IN} + gds_{3})(gds_{1} + gds_{4})] + (C_{GS7}s + gm_{7} + gds7)}$$

$$\overline{[gds_{2}C_{GS2}s + gm_{1}gm_{2} + (gm_{2} + gds_{2})(gds_{1} + gds_{4})]}$$

$$3.2.7$$

With a straightforward simplification, we can show that the DC current gain is equal to 1. Small signal output resistance of the block ROW\_AMP is function of the input current. It reaches its minimum value when the input current is equal to 0. Minimum small signal output resistance of the block can be expressed as follows:

$$R_{O \min} = \frac{V_O}{I_O} \bigg|_{I_{IN}=0} = \frac{C_{GS1}C_{GS2}s^2 + [C_{GS2}(gds_4 + gds_3 + gds_2 + gds_1 + gm_1 + g_{IN}) + gds_2 | C_{GS1}C_{GS2}s^2 + [C_{GS2}(gds_4 + gds_3 + gds_2 + gds_1 + gm_1 + g_{IN}) + gds_2 | C_{GS1}(gds_1 + gds_4)] + gds_4 + gds_4$$

With some simplification, DC R<sub>Omin</sub> can be denoted as follows

$$\mathbf{R}_{O\min}\Big|_{s=0} = \mathbf{R}_{IN} \cdot \mathbf{gm}_1 \cdot \mathbf{ro}_1 \mathbf{gm}_2 \cdot \mathbf{ro}_2$$
 3.2.9

where  $R_{IN}$  is equal to  $(gds_3+g_{IN})^{-1}$ . We can easily remark that output resistance is a product of intrinsic gain of 2 transistors forming regulated-cascode structure. Small signal input resistance of the block ROW\_AMP can be expressed as follows:

$$R_{IN} = \frac{V_{IN}}{I_{IN}} = \frac{(C_{GS7}s + gm_7 + gds_7 + gds_2)(C_{GS2}s + gds_1 + gds_4)}{(C_{GS7}s + gm_7 + gds_7 + gds_2)[C_{GS1}C_{GS2}s^2 + [C_{GS2}(g_{IN} + gds_3 + gds_1 + gds_4 + gm_1) + G_{GS1}(gds_1 + gds_4)]s + (g_{IN} + gds_3)(gds_1 + gds_4)] + (C_{GS7}s + gm_7 + gds_7)[C_{GS2}gds_2s + gm_1gm_2 + (gm_2 + gds_2)(gds_1 + gds_4)]$$

$$3.2.10$$



Figure 3.2-3: Small signal current gain of ROW\_AMP

Simulated small signal current gain of ROW\_AMP can be seen in Figure 3.2.3. Increasing bias current  $I_B$  or decreasing  $I_K$  can prevent the peak on the gain characteristic. The stability condition of the block will be analyzed later in section 3.3 ROW\_WTA.

Simulated small signal input resistance of the block ROW\_AMP can be seen in Figure 3.2.4.



Figure 3.2-4Small signal input resistance of ROW\_AMP

Simulated small signal output resistance of the block ROW\_AMP can be seen in Figure 3.2.5.



Figure 3.2-5 Small signal output resistance of ROW\_AMP

I now continue my analysis by calculating of the transfer functions  $\frac{I_o}{V_{DD}}$  and  $\frac{I_o}{gnd}$  giving the measure of the effect of the noise introduced through the power rails. Small signal equivalent circuit of ROW\_AMP used for calculating the transfer functions can be seen in Figure 3.2.6.



Figure 3.2-6 Small signal equivalent circuit of ROW\_AMP for power rail noise effects.

Node equations of the circuit in Figure 3.2.9 are

1) 
$$g_{Ib2}(V_{DD} - V_{b2}) = gm_6(V_{b2} - gnd) + gsd_6(V_{b2} - gnd)$$
  
2)  $-gm_5(V_{b1} - V_{DD}) + gds_5(V_{DD} - V_{b1}) = g_{Ib1}(V_{b1} - gnd)$   
3)  $-gm_4(V_{b1} - V_{DD}) + gds_4(V_{DD} - V_A) = gm_1(V_{IN} - gnd) + gds_1(V_A - gnd)$   
4)  $g_{IN}(V_{DD} - V_{IN}) + gm_2(V_A - V_{IN}) + gds_2(V_O - V_{IN}) = gm_3(V_{b2} - gnd) + gds_3(V_{IN} - gnd)$   
5)  $-gm_7(V_O - V_{DD}) + gds_7(V_{DD} - V_O) = gm_2(V_A - V_{IN}) + gds_2(V_O - V_{IN})$   
6)  $I_O = -gm_7(V_O - V_{DD}) + gds_7(V_{DD} - V_O)$   
3.2.11

Thus, with respect to (3.2.11), DC output current can be expressed as follows:

The variation of the output current with respect to the noise introduced through  $V_{DD}$  rail can be seen in Figure 3.2.7. The curve family in the Figure 3.2.7 is obtained by varying the output resistance of the current sources. For the curve gidc="500K";/I8/Iout, the output resistance of all of the current sources is 500 k $\Omega$ . The output resistances selected to plot the curve family are 500 k $\Omega$ , 2.924 M $\Omega$ , 17.1 M $\Omega$  and 100 M $\Omega$ . Typical value of the variation is below –105 dB.



Figure 3.2-7 The variation of the output current with respect to the noise introduced through V<sub>DD</sub> rail.

The variation of the output current with respect to the noise introduced through gnd rail can be seen in Figure 3.2.8. The curve family is obtained the same way. The selected output resistances of the current sources are identical to the previous resistance values. Typical value of the variation is also below -105 dB.





The stability condition of the block will be analyzed in detail in next section. We can summarize it as follows:

The block ROW\_AMP has only one feedback loop formed by transistors M1 and M2, which contains two poles. The dominant pole is on node A where the drain terminals of the transistors M1 and M4 are connected. The non-dominant pole is on the input node. As there are only two poles, the block ROW\_AMP is unconditionally stable. The only condition is that to avoid ringing, the non-dominant pole must be sufficiently far away from the dominant pole. The transistor sizes of the block ROW\_AMP can be seen in table 3.2.1.

	W (µm)	L (µm)
M1	2	0.6
M2	10	0.6
M3	5.5	5.5
M4	2	0.6



Transient simulation result of ROW\_AMP can be seen in Figure3.2.9. Input source is a current pulse. In the Figure 3.2.9, the signal named /I8/Iin represents the input terminal current of the block and obviously, the signal /I8/Iout represents the output terminal current.





As we can see in Figure3.2.9. ROW\_AMP output current settles very rapidly. Settling time for %1 to final output level is less than 12ns.

Layout view of the block ROW\_AMP can be seen in Figure 3.2.10. In order to improve modularity, the height of the block is designed equal to the height of the block DCELL. The height of the block is 26.8 $\mu$ m and its width is 31.4 $\mu$ m. Like the DCELL block, there are 2 ROW\_AMP block in the layout. Thus, ROW\_AMP consumes a silicon area of 4.3332e-4mm<sup>2</sup>.

Another design consideration that must be taken into account is the variation of the drain current of transistor M3 due to the process noise. The output currents of the blocks ROW\_AMP are used into the classification process by Winner-Takes-All networks (WTA). The variation of the bias current,  $I_B$ , reduces the precision of the WTA network, thus the precision of the Vector Quantizer system. In order to improve matching between the blocks ROW\_AMP, the channel area of the transistor M3 must be as big as possible. Monte Carlo simulation result of the drain current of transistor M3 can be seen in Figure 3.2.11. The mean value of the bias current is 29.71µA and the standard deviation is 163.036nA.



Figure 3.2-10 Layout view of ROW\_AMP

Let me now calculate the power consumption of one DCELL row and all the DCELL matrix. The power consumption of one DCELL row is

$$P_{\text{DCELL}_ROW} = (I_{\text{BIAS}} + I_{\text{K}})V_{\text{DD}}$$
 3.2.13

And the power consumption of the DCELL matrix containing n row is

$$P_{\text{DCELL}_{\text{matrix}}} = (n+1)(I_{\text{BIAS}} + I_{\text{K}})V_{\text{DD}}$$
 3.2.14

For system level simulation, I developed a behavioral AHDL code. The behavioral code models only the equations of definition of the block described in (3.2.3). The behavioral AHDL code of the block ROW\_AMP can be found in



Appendix G. The simulation result of the AHDL code can be seen in Figure 3.2.12.





TEZ SN\_Row\_Amp\_ahdi sahamatia ; Wav 24 1657;31 1868 Tranafant, Rosponaa

Figure 3.2-12 Simulation result of AHDL code of ROW\_AMP.

Let me now summarize the design procedure of the block ROW\_AMP, with respect to our previous analysis.

- 1. The bias current  $I_B$  is chosen with respect to the stability condition and it must be unconditionally greater than the maximum DCELL row current.
- 2. Aspect ratio of transistor M3 is chosen with respect to its saturation condition determined by the bias current  $I_B$  and the input terminal voltage.
- 3. Channel area of transistor M3 is chosen with respect to given matching properties.
- 4. The bias current of the transistor M1 and the aspect ratios of the transistors M1 and M2 are chosen with respect to stability conditions.
- In order to increase modularity, layout height of the block must be equal to DCELL's layout height.