## **3. BUILDINGS BLOCKS**

Up to here, I have examined the architectural structure of the Vector Quantizer system. I defined the functions realized by the building blocks of the system. In the sections of this chapter, I will analyze in detail the functions, performance limits and the implementations of the building blocks. I start to analyze with the key block of the system, which is <u>D</u>istance <u>Cell</u> (DCELL). Then, I will continue to analyze the blocks in the sections <u>Row Amplifier</u> (ROW\_AMP), <u>Row Winner-Takes-All</u> (ROW\_WTA), <u>Input Amplifier</u> (IN\_AMP), <u>D</u>igital to <u>Analog Converter</u> (DAC6), Digital blocks & RAM block and finally Test blocks.

All the analog simulations are run on the extracted view of the blocks. I used simulator SpectreS<sup>©</sup> of Cadence<sup>®</sup> for analog simulations. Digital blocks are designed using VERILOG Hardware Description Language (VERILOG-HDL<sup>©</sup>) and the codes are synthesized using SYSNOPSY<sup>®</sup>. VERILOG-XL<sup>©</sup> of Cadence<sup>®</sup> was used for digital simulations. Components' typical mean and Monte-Carlo model parameters for AMS 0.6 m CUQ double-poly double-metal process can be found in Appendix I. All the numerical computations were done using MATLAB<sup>©</sup> of MATH WORKS<sup>®</sup> and all the symbolic computations were done using MATEMATICA<sup>©</sup> of Wolfram Research<sup>®</sup>.