

# Embedded System Design with PICOBLAZE

Intro. to Embedded Systems - EHB326E

SERDAR DURAN

ITU Embedded System Design Laboratory



# Design Steps

---


- I. Write your algorithm as an **Assembly Code**
- II. Simulate your **Assembly Code** in **Fidex IDE**
- III. Generate your **instruction memory** from **Fidex IDE**
- IV. Combine your **instruction memory** and **Picoblaze** design in **Vivado**
- V. Write a **testbench** file to make a **simulation**.
- VI. Make your simulations in **Xilinx Vivado**

# Vivado and Fidex Environments

---

- **Install one of the recent version of Xilinx Vivado:**  
<https://www.xilinx.com/support/download.html>
- **Install Fidex IDE – FIDEx 2016-01.0:**  
<https://www.fautronix.com/en/en-fidex-downloads>
- **Download the “PicoBlaze for UltraScale, 7-series, 6-series FPGAs” design files:**  
<https://www.xilinx.com/products/intellectual-property/picoblaze.html#design>

# Picoblaze Overview



# Picoblaze

---

- The **PicoBlaze** processor is a simple 8-bit microcontroller specifically designed and optimized for **Xilinx FPGA devices**.
- **Basic Features:**
  - 8-bit data width,
  - 8-bit ALU with carry and zero flags,
  - 16 8-bit general-purpose registers,
  - 64-byte data memory (Scratchpad RAM, 64\*8 bit),
  - 8 input and 8 output pins,
  - 8 bit port identifier, meaning 256 addressable input and output ports,
  - **2 clock cycles per each instruction.**

[\\*Link: PicoBlaze 8-bit Embedded Microcontroller User Guide](#)

# CONTROLLER






Figure 1-1: PicoBlaze Embedded Microcontroller Block Diagram

UG1-3.01\_01\_051204



# Interfaces

- **IN\_PORT [7:0]** : 8-bit data
- **OUT\_PORT [7:0]** : 8-bit data
- **PORT\_ID [7:0]** : port address for both INPUT and OUTPUT pins
- **READ\_STROBE** : indicating input operation is done
- **WRITE\_STROBE** : indicating output operation is done



UG129\_c2\_01\_052004



# Instruction Format

---

- **Instruction Format:**

- **op sX,sY** ; register-register format.  $sX = sX \text{ op } sY$
- **op sX,KK** ; register-constant format.  $sX = sX \text{ op } KK$
- **op sX** ; single-register format.  $sX = \text{op } sX$
- **op AAA** ; single-address format (jump and call operations).

- **Instruction Types:**

- Arithmetic
- Logical
- Shift and Rotate
- Data Transfer
- Branch Instructions

# Instruction Set

---

- **Arithmetic Instructions:** ADD, ADDC, SUB, SUBC
  - **ADD** sX, constant ;  $sX = sX + \text{constant}$
  - **ADD** sX, sY ;  $sX = sX + sY$
  
  - **ADDC** sX, constant ;  $sX = sX + \text{constant} + \text{carry bit}$
  - **ADDC** sX, sY ;  $sX = sX + sY + \text{carry bit}$
  
- **Logical Instructions:** AND, OR, XOR
  - **AND** sX, constant ;  $sX = sX \& \text{constant}$
  - **AND** sX, sY ;  $sX = sX \& sY$


# Instruction Set

- **Comparison Instructions:** COMP, COMPC, TEST, TESTC
  - **COMP** sX, sY ; if regY > regX, then set CARRY, if regY = regX then set ZERO flag.
  - **COMP** sX, const ; if regY > const, then set CARRY, if regY = regX then set ZERO flag.
- **Shift and Rotate:** SLO, SL1, SLA, SLX, SRO, SR1, SRA, SRX, RL, RR
  - **SLO** sX ; shift register sX left, zero fill
  - **SR1** sX ; shift register sX right, one fill
- **Branch Instructions:** JUMP, RETURN
  - **JUMP** aaa ; Unconditionally jump to aaa label
  - **JUMP C** aaa ; If CARRY flag set, jump to aaa label
  - **JUMP Z** aaa ; If ZERO flag set, jump to aaa label

# Instruction Set

- **Data Transfer Instructions:** LOAD, FETCH, STORE, INPUT, OUTPUT
  - **LOAD** sX, constant ; Load register sX with constant
  - **LOAD** sX, sY ; Load register sX with sY
  
  - **WRMEM** sX, scrpdAddr ; store regX into the memory at address scrpdAddr.
  - **WRMEM** sX, ( sY ) ; store regX into the memory at address (sY).
  
  - **RDMEM** sX, scrpdAddr ; fetch the value at address scrpdAddr into the sX.
  - **RDMEM** sX, ( sY ) ; fetch the value at address (sY) into the sX.
  
  - **WRPRT** sX, busAddr ; output value on output port busAddr
  - **RDPRT** sX, (sY) ; input value on input port (sY)

# Fidex Part



# Default Specifications for Verilog

```
#ifdef proc::xPblze6
; PICOBLAZE 6 CONFIGS
#set proc::xPblze6:: scrpdSize,      64          ; [64, 128, 256]
#set proc::xPblze6:: clkFreq,      100000000    ; in Hz

; INST MEMORY SPECS
#set IOdev::BRAM0:: en,             TRUE
#set IOdev::BRAM0:: type,           mem
#set IOdev::BRAM0:: size,           4096
#set instmem:: pageSize,           4096
#set instmem:: pageCount,          1
#set instmem:: sharedMemLocation,  loMem        ;[ hiMem, loMem ]
#set IOdev::BRAM0:: value,         instMem

; VERILOG OUTPUT FILES
#set IOdev::BRAM0:: verilogen,      TRUE
#set IOdev::BRAM0:: verilogEntityName, "BRAM0"
#set IOdev::BRAM0:: verilogTplFile,  "ROM_form.v"
#set IOdev::BRAM0:: verilogTargetFile, "BRAM0.v"
#endif
```

## Picoblaze 6 Configs

- Scratchpad RAM size
- Clock frequency

## Instruction Memory Settings

- Page Size
- Page number

## Verilog Output File Settings

- ROM\_form.v is a template
- BRAM0.v is the Verilog output for instruction memory

# Default Specifications for VHDL

```
#ifdef proc::xPblze6
; PICOBLAZE 6 CONFIGs
#set proc::xPblze6:: scrpdSize,      64          ; [64, 128, 256]
#set proc::xPblze6:: clkFreq,      100000000    ; in Hz

; INST MEMORY SPECS
#set IOdev::BRAM0:: en,             TRUE
#set IOdev::BRAM0:: type,           mem
#set IOdev::BRAM0:: size,           4096
#set instmem:: pageSize,           4096
#set instmem:: pageCount,          1
#set instmem:: sharedMemLocation,  loMem        ;[ hiMem, loMem ]
#set IOdev::BRAM0:: value,          instMem

; VERILOG OUTPUT FILES
#set IOdev::BRAM0:: vhdlEn,         TRUE
#set IOdev::BRAM0:: vhdlEntityName, "BRAM0"
#set IOdev::BRAM0:: vhdlTplFile,    "ROM_form.vhd"
#set IOdev::BRAM0:: vhdlTargetFile, "BRAM0.vhd"
#endif
```

## VHDL Output File Settings

- ROM\_form.vhd is a template
- BRAM0.vhd is the VHDL output for instruction memory

# Example - Fidex

```
; starting address
#ORG ADDR, 0

LOAD s0, 0
LOAD s1, 1

loop:  ADD s0, s1
      COMP s0, 63
      WRMEM s0, (s0)
      JUMP C, loop

end:   JUMP end

; fill the scratchpad RAM with
values 0 to 63 (0x3F)
```



PC: 0004 PAGE0 Program Counter HWBuild: 00

Carry 1 Zero 0 Int  → Flags (Carry, Zero, Interrupt\_Enable)

Bank: A


s0	40	(s0)
s1	01	s1
s2	00	
s3	00	
s4	00	
s5	00	
s6	00	
s7	00	
s8	00	
s9	00	
sA	00	
sB	00	
sC	00	
sD	00	
sE	00	
sF	00	

General Purpose Registers

0x00	00	01	02	03	04	05	06	07
0x08	08	09	0A	0B	0C	0D	0E	0F
0x10	10	11	12	13	14	15	16	17
0x18	18	19	1A	1B	1C	1D	1E	1F
0x20	20	21	22	23	24	25	26	27
0x28	28	29	2A	2B	2C	2D	2E	2F
0x30	30	31	32	33	34	35	36	37
0x38	38	39	3A	3B	3C	3D	3E	3F

Scratchpad RAM





Instruction Set  
Manual  
help->content

### JUMP Instruction

The JUMP instruction executes a program counter manipulation.

Mnemonic	Equation	Description
JUMP label	$PC_{n+1} = \text{addressOf}(\text{label})$	The program counter <b>PC</b> will be loaded with the address referenced by the given label <b>label</b> .
JUMP Z, label	$\begin{aligned} &\text{if isSet}(Z_n) \text{ then} \\ &\quad PC_{n+1} = \text{addressOf}(\text{label}) \\ &\text{else} \\ &\quad PC_{n+1} = PC_n + 1 \end{aligned}$	If the Zero flag <b>Z</b> is set, the program counter <b>PC</b> will be loaded with the address referenced by the given label <b>label</b> . If the Zero flag <b>Z</b> is not set, the program counter will be incremented by one.
JUMP C, label	$\begin{aligned} &\text{if isSet}(C_n) \text{ then} \\ &\quad PC_{n+1} = \text{addressOf}(\text{label}) \\ &\text{else} \\ &\quad PC_{n+1} = PC_n + 1 \end{aligned}$	If the Carry flag <b>C</b> is set, the program counter <b>PC</b> will be loaded with the address referenced by the given label <b>label</b> . If the Carry flag <b>C</b> is not set, the program counter will be incremented by one.

### WRMEM Instruction

The WRMEM instruction executes a write access from a register to the memory (scratchpad memory).

Mnemonic	Equation	Description
WRMEM regX, scrpdAddr	$\text{scrpdData}_{n+1}@\text{scrpdAddr} = \text{regX}_n$	The value of register <b>regX</b> will be stored into the memory at address <b>scrpdAddr</b> .
WRMEM regX, ( regY )	$\text{scrpdData}_{n+1}@\text{contentOf}(\text{regY}_n) = \text{regX}_n$	The value of register <b>regX</b> will be stored into the memory at the address referenced by the register content of register <b>regY</b> .

Generate the HDL output of instruction memory

Reset Simulation

Run all the codes



Run Assembler

Simulate your code

Give an external interrupt

Simulate Next instruction


Change the numeric base

# Coding Steps

---


- 1) Open or Create a new project
- 2) Make a **configuration** for your project
  - Xilinx Picoblaze 6
  - Scratchpad Size 64
  - Interrupt vector address 1023
  - Clock frequency 100 MHz
- 3) Write the default **specifications** (Verilog or VHDL)
- 4) Write your Assembly code
- 5) Run **Assembler**
- 6) Make a **Simulation**
- 7) Generate the HDL file if there is no problem with your code.
- 8) BRAM0.v or BRAM0.vhd will be your instruction memory file.

# Vivado Part



# Creating Project

- Create a new project in **Vivado** and use either **Nexys4 DDR** board or **xc7a100tcs324-1** chip. (they are same)
- Please look at the [online tutorial here!](#)



- To install the **NEXSYS 4 DDR** boardfile [click here!](#)

# Creating Project

New Project

**Default Part**  
Choose a default Xilinx part or board for your project.

Parts | **Boards**

[Reset All Filters](#)

Vendor: All Name: All Board Rev: Latest

Search: Q:

Display Name	Preview	Status	Vendor	File Version	Part
Nexys4		Installed	digilentinc.com	1.1	xc7a100tcsq324-1
Nexys4 DDR		Installed	digilentinc.com	1.1	xc7a100tcsq324-1
Nexys Video		Installed	digilentinc.com	1.2	xc7a200tcsq484-1
Sword		Installed	digilentinc.com	1.0	xc7k325tffg900-2
USB104 A7		Installed	digilentinc.com	1.3	xc7a100tcsq324-1


Refresh Catalog was last updated on 10/19/2022 6:34:16 PM

< Back Next > Finish Cancel


# Vivado Part

---

- Fidex IDE generates **instruction memory** according to your assembly code.
- Picoblaze projects are implemented by combining generated **instruction memory** and **picoblaze design** file.
- You can write a **top** entity that combine **BRAM0** (inst memory) and **KCPSM6** (picoblaze) files.



- Include the generated **BRAM0.vhd**, **kcpsm6.vhd** and **top.vhd** as Design Sources.





**Add Sources**

### Add or Create Design Sources

Specify HDL, netlist, Block Design, and IP files, or directories containing those file types to add to your project. Create a new source file on disk and add it to your project.

	Index	Name	Library	Location
●	1	BRAM0.vhd	xil_defaultlib	C:/Users/Serdar/Desktop/Picoblaze/tutorial_VHDL
●	2	kcpsm6.vhd	xil_defaultlib	C:/Users/Serdar/Desktop/Picoblaze/tutorial_VHDL
●	3	top.vhd	xil_defaultlib	C:/Users/Serdar/Desktop/Picoblaze/tutorial_VHDL


Scan and add RTL include files into project

Copy sources into project

Add sources from subdirectories

# Vivado Part

- After adding **Design Files** you can see the hierarchy between these files.
- To see your design works as expected you need to write a **testbench** file and add it as a **Simulation Source File**.




Top entity includes inst\_memory and picoblaze

Picoblaze (kcpsm6.vhd)

instruction memory (BRAM0.vhd)

- Include the **top\_tb.vhd** as a **Simulation Source**.



**Add Sources**

### Add or Create Simulation Sources

Specify simulation specific HDL files, or directories containing HDL files, to add to your project. Create a new source file on disk and add it to your project.


Specify simulation set:

	Index	Name	Library	Location
●	1	top_tb.vhd	xil_defaultlib	C:/Users/Serdar/Desktop/Picoblaze/tutorial_VHDL

Scan and add RTL include files into project  
 Copy sources into project  
 Add sources from subdirectories  
 Include all design sources for simulation


# Vivado Part

- Hierarchy between these entities (files):




# Vivado Part

- If the **top\_tb.vhd** testbench is not seen as top entity (bold) “ **right click->Set as Top**” this entity.




- After adding the design files and **top\_tb.vhd** simulation file you can make a simulation for your design.



To add **design** and **simulation** files

Click **Run Behavioral Simulation**

- After running behavioral simulation you can see the waveform of the ports and signals of the picoblaze.



Picoblaze and Inst\_memory entities inside the top entity

Ports and Signals

waveform



Advance the simulation(waveform)  
for 1 us more

Restart the Simulation

The screenshot displays a behavioral simulation environment. At the top, a toolbar contains several icons. Two icons are circled in red: a play button and a dropdown menu showing '1 us'. A third icon, a circular arrow, is also circled in red. Below the toolbar, the main window is divided into three panels:

- Scope:** A tree view showing the simulation hierarchy. The selected item is 'picoblaze' under 'uut'.
- Objects:** A table listing various signals and their current values.
- Waveform:** A timing diagram showing signals over time. The time axis is marked from 0.000 ns to 250.000 ns. A yellow highlight is present at 0.004 ns. The signals shown include 'clk', 'in\_port[7:0]', 'port\_id[7:0]', 'out\_port[7:0]', 'write\_strobe', 'read\_strobe', 'interrupt', and 'interrupt\_ack'.

Name	Data T...	Value
address[11:0]	Array	006
instruction[17:0]	Array	22006
bram_enable	Logic	0
in_port[7:0]	Array	UU
out_port[7:0]	Array	00
port_id[7:0]	Array	3f
write_strobe	Logic	0
k_write_strobe	Logic	0
read_strobe	Logic	0
interrupt	Logic	0
interrupt_ack	Logic	0
sleep	Logic	0
reset	Logic	0
clk	Logic	1
t_state_value[2:1]	Array	2
t_state[2:1]	Array	2

- Values of registers, buses, ports, ram etc. can be found from the **scope** and **objects section**
- **Drag** these objects to the **waveform** and **restart** the simulation.

The screenshot displays a simulation tool interface with three main panels:

- Scopes Panel (Left):** Shows a tree view of the simulation hierarchy, including `top_tb`,  `uut`,  `picoblaze`, and  `inst_mem`.
- Objects Panel (Middle-Left):** Lists simulation objects with their names, data types, and current values.
 

Name	Data T...	Value
> sim_spm01[7:0]	Array	01
> sim_spm02[7:0]	Array	02
> sim_spm03[7:0]	Array	03
> sim_spm04[7:0]	Array	04
> sim_spm05[7:0]	Array	05
> sim_spm06[7:0]	Array	06
> sim_spm07[7:0]	Array	07
> sim_spm08[7:0]	Array	08
> sim_spm09[7:0]	Array	09
> sim_spm0A[7:0]	Array	0a
> sim_spm0B[7:0]	Array	0b
> sim_spm0C[7:0]	Array	0c
> sim_spm0D[7:0]	Array	0d
> sim_spm0E[7:0]	Array	0e
> sim_spm0F[7:0]	Array	0f
> sim_spm10[7:0]	Array	10
> sim_spm11[7:0]	Array	11
> sim_spm12[7:0]	Array	12
- Waveform Panel (Middle-Right):** Shows a time diagram for `Untitled 1*`. It includes a table of object values and a corresponding waveform.
 

Name	Value
clk	0
> in_port[7:0]	UU
> port_id[7:0]	18
> out_port[7:0]	00
write_strobe	0
read_strobe	0
> sim_spm01[7:0]	01
> sim_spm02[7:0]	02
> sim_spm03[7:0]	03
> sim_spm04[7:0]	04
> sim_spm05[7:0]	05
> sim_spm06[7:0]	06
> sim_spm07[7:0]	07
> sim_spm08[7:0]	08
> sim_spm09[7:0]	09

The waveform shows a clock signal (clk) and data signals (in\_port, out\_port) over time. The data signals are shown as hex values (e.g., 15, 01, 3F, 16, 01, 3F, 17, 01, 3F, 18) and are synchronized with the clock. The time axis is marked with 1,800.000 ns and 1,900.000 ns.

Spad Memory Values

Spad Memory Values in the time diagram

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
```

```
entity top_tb is
end top_tb;
```

```
architecture Behavioral of top_tb is
```

```
component top is
```

```
Port ( clk : in STD_LOGIC;
      in_port : in STD_LOGIC_VECTOR (7 downto 0);
      port_id : out STD_LOGIC_VECTOR (7 downto 0);
      out_port : out STD_LOGIC_VECTOR (7 downto 0);
      write_strobe : out STD_LOGIC;
      read_strobe : out STD_LOGIC;
      interrupt : in STD_LOGIC;
      interrupt_ack : out STD_LOGIC );
```

```
end component top;
```

```
signal clk : STD_LOGIC;
signal in_port : STD_LOGIC_VECTOR(7 downto 0);
signal port_id : STD_LOGIC_VECTOR(7 downto 0);
signal out_port : STD_LOGIC_VECTOR(7 downto 0);
signal write_strobe : STD_LOGIC;
signal read_strobe : STD_LOGIC;
signal interrupt : STD_LOGIC;
signal interrupt_ack : STD_LOGIC;
```

```
begin
```

```
  uut: top
```

```
  port map( clk => clk, in_port => in_port, port_id => port_id, out_port => out_port, write_strobe =>
write_strobe, read_strobe => read_strobe, interrupt => interrupt, interrupt_ack => interrupt_ack );
```

```
process
```

```
begin
```

```
  clk <= '0'; wait for 5ns;
  clk <= '1'; wait for 5ns;
```

```
end process;
```

```
end Behavioral;
```

## top\_tb.vhd - Testbench File

Ports of the top file

Port connections

Clock signal 10ns period

## top\_tb.v - Testbench File

```
`timescale 1ns / 1ps

module top_tb();
    reg clk = 1'b0;
    reg [7:0] in_port;
    wire [7:0] port_id;
    wire [7:0] out_port;
    wire write_strobe;
    wire read_strobe;
    reg interrupt;
    wire interrupt_ack;

    always #5 clk = ~clk;

    top UUT(
        .clk(clk),
        .in_port(in_port),
        .port_id(port_id),
        .out_port(out_port),
        .write_strobe(write_strobe),
        .read_strobe(read_strobe),
        .interrupt(interrupt),
        .interrupt_ack(interrupt_ack)
    );
endmodule
```

Clock signal 10ns period

Port connections of the top file

# Implementation of the Picoblaze in an FPGA

---

- 1) Create a new project in Vivado.
- 2) Take **kcpsm6.vhd** and **BRAM0.vhd** (generated from Fidex IDE) design files and add them as design sources.
- 3) Take **top.vhd** file that provided for you or write a new one and add it as a **Design Source**.
- 4) Take **top\_tb.vhd** or **top\_tb.v** file that provided for you or write a new one and add it as a **Simulation Source**.
- 5) Run Behavioral Simulation and check the objects and waveform to see your algorithm works properly.


# Vivado Block Design



# Vivado Block Design



- Any blocks (entities) can be included into a project alongside with the **Picoblaze**.
- You can add **predefined IP Blocks** in Vivado (like **Block RAM**).
- You can also add your own designed entities.

- An Example:



# Vivado Block Design


- Create a project and add **BRAM0.vhd**, **kcpsm6.vhd** and **top.vhd** files into this project as Design Sources.
- Then click “**Create Block Design**” .



- Let the design name as **top**.



- Drag **top.vhd** file into the **Diagram** window.



Sources x Design Signals ? \_ □ □

Q 🔍 ⏏️ ⏴ ⏵ ? 0 ⚙️

- Design Sources (2)
  - top(Behavioral) (top.vhd) (2)
    - design\_1 (design\_1.bd)
- Constraints
- Simulation Sources (2)
- Utility Sources

Hierarchy IP Sources Libraries Compile Order

Block Pin Properties ? \_ □ □ ×

port\_id ⏴ ⏵ ⚙️

Name: port\_id


Direction: Output

From 7 To 0

Net Unconnected

General Properties Interface

Designer Assistance available. [Run Connection Automation](#)




- To create the ports “right click->make external”

The screenshot displays the Vivado IDE interface. On the left, the 'Sources' pane shows the project hierarchy with 'top\_0' selected. Below it, the 'Block Properties' pane shows the name 'top\_0' and its parent 'design\_1'. The main 'Diagram' pane shows a block named 'top\_0' with ports 'clk', 'in\_port[7:0]', and 'interrupt' on the left, and 'port\_id', 'out\_port', 'write\_st', 'k\_write\_st', 'read\_st', and 'interrupt' on the right. A context menu is open over the block, with 'Make External' (Ctrl+T) highlighted. The menu also includes options like 'Block Properties...', 'Highlight', 'Delete', 'Copy', 'Paste', 'Search...', 'Select All', 'Go to Source', 'Add IP...', 'Add Module...', 'Run Connection Automation...', 'Customize Block...', 'Refresh Module', 'Orientation', and 'Pinning'.



- You can change the names of the ports.

The image shows two windows from the Xilinx Vivado IDE. The left window is titled "BLOCK DESIGN - design\_1\*" and contains the "External Port Properties" panel for the port named "clk". The "Name:" field is circled in red and contains the text "clk". Other properties shown include "Direction: Input", "Net: clk\_0\_1", and "Frequency (MHz): 100". The right window is titled "Diagram x top.vhd x" and displays an RTL diagram. A central block labeled "top\_0" (RTL) has several ports: "clk", "in\_port\_0[7:0]", and "interrupt\_0" on the left; and "port\_id[7:0]", "out\_port[7:0]", "write\_strobe", "k\_write\_strobe", "read\_strobe", and "interrupt\_ack" on the right. These ports are connected to external components labeled "top\_v1\_0", which includes "port\_id\_0[7:0]", "out\_port\_0[7:0]", "write\_strobe\_0", "k\_write\_strobe\_0", "read\_strobe\_0", and "interrupt\_ack\_0".




# Including a Block RAM


- Click **IP Catalog**
- Type **Block Memory Generator**



- Add IP to Block Design



- Double click to **customize** Block RAM





- Change the default specifications:

Re-customize IP

### Block Memory Generator (8.4)

[Documentation](#) [IP Location](#)

**IP Symbol** | **Power Estimation**

Show disabled ports

Component Name: blk\_mem\_gen\_0

**Basic** | **Port A Options** | **Other Options** | **Summary**

Mode: Stand Alone  Generate address interface with 32 bits

Memory Type: Single Port RAM  Common Clock

**ECC Options**

ECC Type: No ECC

Error Injection Pins: Single Bit Error Injection

**Write Enable**

Byte Write Enable

Byte Size (bits): 9

**Algorithm Options**

Defines the algorithm used to concatenate the block RAM primitives.  
Refer datasheet for more information.

Algorithm: Minimum Area

Primitive: 8kx2

|| + BRAM\_PORTA

## Block Memory Generator (8.4)

[Documentation](#) [IP Location](#)
**IP Symbol** **Power Estimation**
 Show disabled ports

BRAM\_PORTA

- ▶ addra[7:0]
- ▶ clka
- ▶ dina[7:0]
- ◀ douta[7:0]
- ▶ ena
- ▶ wea[0:0]

Component Name blk\_mem\_gen\_0

**Basic** **Port A Options** **Other Options** **Summary**

## Memory Size (in words)

Write Width 8  Range: 1 to 4608 (bits)

Read Width 8

Write Depth 256  Range: 2 to 1048576

Read Depth 256

 Operating Mode Write First  Enable Port Type Use ENA Pin 

## Port A Optional Output Registers

Primitives Output Register  Core Output Register

SoftECC Input Register  REGCEA Pin

## Port A Output Reset Options

RSTA Pin (set/reset pin) Output Reset Value (Hex) 0


Reset Memory Latch Reset Priority CE (Latch or Register Enable)

## READ Address Change A


 Read Address Change A

- We have 8-bit bus. ( Picoblaze is an 8-bit microcontroller )
- 256 different locations can be addressable. (Port id is 8 bit)

- After customizing Block RAM, make the following connections:
  - **port\_id** to **addra**
  - **out\_port** to **dina**
  - **in\_port** to **douta**
- Create **ena** and **wea** ports.



- Right click on design\_1 -> Create HDL Wrapper



- A top entity called **design\_1\_wrapper** is generated by Vivado.
- **design\_1\_wrapper** combines the **top** (picoblaze + inst memory) and **Block RAM**.

The screenshot displays the Vivado IDE interface for a project named "BLOCK DESIGN - design\_1".

**Left Panel: Sources**

- Design Sources (2)
  - design\_1\_wrapper(STRUCTURE) (design\_1\_wrapper.vhd) (1)
    - design\_1\_i : design\_1 (design\_1.bd) (1)
      - design\_1(STRUCTURE) (design\_1.vhd) (2)
        - blk\_mem\_gen\_0 : design\_1\_blk\_mem\_gen\_0\_1 (d)
          - top\_0 : design\_1\_top\_0\_1 (Module Reference Wr)
            - top(Behavioral) (top.vhd) (2)
- Constraints
- Simulation Sources (2)
  - sim\_1 (2)
    - block\_design\_tb(Behavioral) (tutorial\_block\_design\_tb.v)
      - uut : design\_1\_wrapper(STRUCTURE) (design\_1\_wrappe)
        - design\_1\_i : design\_1 (design\_1.bd) (1)

**Right Panel: Diagram**

design\_1\_wrapper.vhd

```


c:/Users/Serdar/Projects/Picoblaze/2022/tutorial_vhdl_block_design/tutorial_vhdl_block_design.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
9 -----
10 library IEEE;
11 use IEEE.STD_LOGIC_1164.ALL;
12 library UNISIM;
13 use UNISIM.VCOMPONENTS.ALL;
14 entity design_1_wrapper is
15     port (
16         clk : in STD_LOGIC;
17         ena : in STD_LOGIC;
18         interrupt : in STD_LOGIC;
19         interrupt_ack : out STD_LOGIC;
20         k_write_strobe : out STD_LOGIC;
21         read_strobe : out STD_LOGIC;
22         wea : in STD_LOGIC_VECTOR ( 0 to 0 );
23         write_strobe : out STD_LOGIC
24     );
25 end design_1_wrapper;
26
27 architecture STRUCTURE of design_1_wrapper is
28     component design_1 is
29     port (
30         clk : in STD_LOGIC;
31         interrupt : in STD_LOGIC;
32         read_strobe : out STD_LOGIC;

```

**Bottom Panel: Source File Properties**

design\_1\_wrapper.vhd

General Properties



- Write a **testbench** file and add it as a **Simulation Source File**.

```
`timescale 1ns / 1ps

module block_design_verilog_tb();
    reg  clk = 1'b0;
    reg  ena;
    reg  [0:0] wea;
    reg  interrupt;
    wire interrupt_ack;
    wire read_strobe;
    wire write_strobe;
    wire k_write_strobe;

    always #5 clk = ~clk;

    design_1_wrapper UUT(
        .clk(clk),
        .ena(ena),
        .wea(wea),
        .interrupt(interrupt),
        .interrupt_ack(interrupt_ack),
        .read_strobe(read_strobe),
        .write_strobe(write_strobe),
        .k_write_strobe(k_write_strobe)
    );
endmodule
```

**block\_design\_verilog\_tb.v - Testbench File**

Clock signal 10ns period

Port connections of the design\_1\_wrapper file

## block\_design\_tb.vhd - Testbench File

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity block_design_tb is
end block_design_tb;

architecture Behavioral of block_design_tb is
  component design_1_wrapper is
    port (
      clk : in STD_LOGIC;
      ena : in STD_LOGIC;
      interrupt : in STD_LOGIC;
      interrupt_ack : out STD_LOGIC;
      k_write_strobe : out STD_LOGIC;
      read_strobe : out STD_LOGIC;
      wea : in STD_LOGIC_VECTOR ( 0 to 0 );
      write_strobe : out STD_LOGIC
    );
  end component design_1_wrapper;

  signal clk : STD_LOGIC;
  signal ena : STD_LOGIC;
  signal interrupt : STD_LOGIC;
  signal interrupt_ack : STD_LOGIC;
  signal k_write_strobe : STD_LOGIC;
  signal read_strobe : STD_LOGIC;
  signal wea : STD_LOGIC_VECTOR ( 0 to 0 );
  signal write_strobe : STD_LOGIC;

begin
  uut: design_1_wrapper
    port map( clk => clk, ena => ena, interrupt => interrupt, interrupt_ack => interrupt_ack,
k_write_strobe => k_write_strobe, read_strobe => read_strobe, wea => wea, write_strobe => write_strobe);

  process
  begin
    clk <= '0'; wait for 5ns;
    clk <= '1'; wait for 5ns;
  end process;

end Behavioral;
```

Ports of the  
desing\_1\_wrapper file

Port connections

Clock signal 10ns period



# References

---

- Picoblaze user guide