



Embedded System Design with PICOBLAZE

Intro. to Embedded Systems - EHB326E

SERDAR DURAN

ITU Embedded System Design Laboratory





- I. Write your algorithm as an **Assembly** Code
- II. Simulate your **Assembly** Code in **Fidex IDE**
- III. Generate your **instruction memory** from **Fidex IDE**
- IV. Combine your instruction memory and Picoblaze design in Vivado
- V. Write a **testbench** file to make a **simulation**.
- VI. Make your simulations in **Xilinx Vivado**

Vivado and Fidex Environments

• Install one of the recent version of Xilinx Vivado:

https://www.xilinx.com/support/download.html

• Install Fidex IDE – FIDEx 2016-01.0:

https://www.fautronix.com/en/en-fidex-downloads

• Download the "PicoBlaze for UltraScale, 7-series, 6-series FPGAs" design files:

https://www.xilinx.com/products/intellectual-property/picoblaze.html#design





Picoblaze Overview





Picoblaze

- The **PicoBlaze** processor is a simple 8-bit microcontroller specifically designed and optimized for **Xilinx FPGA devices.**
- Basic Features:
 - 8-bit data width,
 - 8-bit ALU with carry and zero flags,
 - 16 8-bit general-purpose registers,
 - 64-byte data memory (Scratchpad RAM, 64*8 bit),
 - 8 input and 8 output pins,
 - 8 bit port identifier, meaning 256 addressable input and output ports,
 - 2 clock cycles per each instruction.

*Link: PicoBlaze 8-bit Embedded Microcontroller User Guide



Figure 1-1: PicoBlaze Embedded Microcontroller Block Diagram



Interfaces

- IN_PORT [7:0] : 8-bit data
- OUT_PORT [7:0] : 8-bit data
- **PORT_ID [7:0] :** port address for both INPUT and OUTPUT pins
- **READ_STROBE :** indicating input operation is done
- WRITE_STROBE : indicating output operation is done



UG129_c2_01_052004

Instruction Format

• Instruction Format:

- **op sX,sY** ; register-register format. sX = sX op sY
- **op sX,KK** ; register-constant format. sX = sX op KK
- **op sX** ; single-register format. sX = op sX
- **op AAA** ; single-address format (jump and call operations).

• Instruction Types:

- Arithmetic
- Logical
- Shift and Rotate
- Data Transfer
- Branch Instructions

Instruction Set

- Arithmetic Instructions: ADD, ADDC, SUB, SUBC
 - **ADD** sX, constant ; sX = sX + constant
 - ADD sX, sY ; sX = sX + sY
 - ADDC sX, constant ; sX = sX + constant + carry bit
 - ADDC sX, sY ; sX = sX + sY + carry bit

- Logical Instructions: AND, OR, XOR
 - AND sX, constant ; sX = sX & constant
 - AND sX, sY ; sX = sX & sY

Instruction Set

- **Comparison Instructions:** COMP, COMPC, TEST, TESTC
 - **COMP** sX, sY ; if regY > regX, then set CARRY, if regY = regX then set ZERO flag.
 - **COMP** sX, const ; if regY > const, then set CARRY, if regY = regX then set ZERO flag.
- Shift and Rotate: SLO, SL1, SLA, SLX, SRO, SR1, SRA, SRX, RL, RR
 - **SL0** sX ; shift register sX left, zero fill
 - SR1 sX ; shift register sX right, one fill
- Branch Instructions: JUMP, RETURN
 - JUMP aaa ; Unconditionally jump to aaa label
 - JUMP C aaa ; If CARRY flag set, jump to aaa label
 - JUMP Z aaa ; If ZERO flag set, jump to aaa label

Instruction Set

- Data Transfer Instructions: LOAD, FETCH, STORE, INPUT, OUTPUT
 - LOAD sX, constant ; Load register sX with constant
 - LOAD sX, sY ; Load register sX with sY
 - WRMEM sX, scrpdAddr ; store regX into the memory at address scrpdAddr.
 - WRMEM sX, (sY) ; store regX into the memory at address (sY).
 - **RDMEM** sX, scrpdAddr ; fetch the value at address scrpdAddr into the sX.
 - **RDMEM** sX, (sY) ; fetch the value at address (sY) into the sX.
 - WRPRT sX, busAddr ; output value on output port busAddr
 - **RDPRT** sX, (sY)

; input value on input port (sY)





Fidex Part





Default Specifications for Verilog



Default Specifications for VHDL

<pre>#ifDef proc::xPblze6</pre>	
; PICOBLAZE 6 CONFIGS	
<pre>#set proc::xPblze6:: scrpdSize,</pre>	64 ; [64, 128, 256]
<pre>#set proc::xPblze6:: clkFreq,</pre>	100000000 ; in Hz
; INST MEMORY SPECs	
<pre>#set IOdev::BRAM0:: en,</pre>	TRUE
<pre>#set IOdev::BRAM0:: type,</pre>	mem
<pre>#set IOdev::BRAM0:: size,</pre>	4096
<pre>#set instmem:: pageSize,</pre>	4096
<pre>#set instmem:: pageCount,</pre>	1
<pre>#set instmem:: sharedMemLocation,</pre>	loMem ;[hiMem, loMem
<pre>#set IOdev::BRAM0:: value,</pre>	instMem
; VERILOG OUTPUT FILES	
<pre>#set IOdev::BRAM0:: vhdlEn,</pre>	TRUE
<pre>#set IOdev::BRAM0:: vhdlEntityName,</pre>	"BRAM0"
<pre>#set IOdev::BRAM0:: vhdlTmplFile,</pre>	"ROM_form.vhd"
<pre>#set IOdev::BRAM0:: vhdlTargetFile,</pre>	"BRAM0.vhd"
#endIf	

VHDL Output File Settings

- ROM_form.vhd is a template
- BRAM0.vhd is the VHDL output for instruction memory

Example - Fidex

<pre>loop: end: ; fill t values 0</pre>	<pre>; starting address #ORG ADDR, 0 LOAD s0, 0 LOAD s1, 1 ADD s0, s1 COMP s0, 63 WRMEM s0,(s0) JUMP C, loop JUMP end he scratchpad RAM with to 63 (0x3F)</pre>	Simulation	PC: 1004 PAGE0 Program Counter HWBuild: 00 Carry 1 Zero 0 Int ■ → Flags (Carry, Zero, Interrupt_Enable) Bank: A ▼ s0 40 (s0) s1 01 s1 s2 00 s3 00 s4 00 s5 00 s6 00 s7 00 s8 00 s6 00 s6 00 s7 00 s8 00 s6 00 s6 00 s7 00 s8 00 s6 00 s6 00 s6 00 s6 00 s6 00 s7 0 s7 0
			0x00 00 01 02 03 04 05 06 07 0x08 08 09 0A 0B 0C 0D 0E 0F 0x10 10 11 12 13 14 15 16 17 0x18 18 19 1A 1B 1C 1D 1E 1F 0x20 20 21 22 23 24 25 26 27 0x28 28 29 2A 2B 2C 2D 2E 2F

0x38 38 39 3A 3B 3C 3D 3E 3F



JUMP Instruction

The JUMP instruction executes a program counter manipulation.

Mnemonic	Equation	Description
JUMP label	PC _{n+1} = addressOf(label)	The program counter PC will be loaded with the address referenced by the given label label .
JUMP Z, label	if isSet(Z _n) then PC _{n+1} = addressOf(label) else PC _{n+1} = PC _n + 1	If the Zero flag Z is set, the program counter PC will be loaded with the address referenced by the given label label . If the Zero flag Z is not set, the program counter will be incremented by one.
JUMP C, label	if isSet(C _n) then PC _{n+1} = addressOf(label) else PC _{n+1} = PC _n + 1	If the Carry flag C is set, the program counter PC will be loaded with the address referenced by the given label label . If the Carry flag C is not set, the program counter will be incremented by one.

WRMEM Instruction

Instruction Set

Manual

The WRMEM instruction executes a write access from a register to the memory (scratchpad memory).

Mnemonic Equation Description The value of register regX will be stored into the memory at WRMEM regX, scrpdAddr scrpdData_{n+1}@scrpdAddr = regX_n address scrpdAddr. help->content The value of register regX will be stored into the memory at the scrpdDatan+1@contentOf(regYn) = regXn WRMEM regX, (regY) address referenced by the register content of register regY.



Coding Steps

- 1) Open or Create a new project
- 2) Make a **configuration** for your project
 - Xilinx Picoblaze 6
 - Scratchpad Size 64
 - Interrupt vector address 1023
 - Clock frequency 100 MHz
- 3) Write the default specifications (Verilog or VHDL)
- 4) Write your Assembly code
- 5) Run Assembler
- 6) Make a Simulation
- 7) Generate the HDL file if there is no problem with your code.
- 8) BRAM0.v or BRAM0.vhd will be your instruction memory file.





Vivado Part



Creating Project

- Create a new project in Vivado and use either Nexys4 DDR board or xc7a100tcsg324-1 chip. (they are same)
- Please look at the <u>online tutorial here!</u>

🝌 Select De	vice											×
Filter, search	n, and browse	e parts by their res	sources. The select	ion will be appli	ed.							4
<u>R</u> eset All	Filters											
<u>C</u> ategory:	ory: All			~	Pac <u>k</u> age:	csg324	~		[emperature:	All Ren	naining	~
Eamily:	amily: Artix-7 🗸			~	Sp <u>e</u> ed:	-1	~	:	Stat <u>i</u> c power:	r: All Remaining 🗸 🗸		\sim
Search:	Q,-		*									
Part		I/O Pin Count	Available IOBs	LUT Elements	FlipFlops	Block RAMs	Ultra RAMs	DSPs	Gb Transceiv	vers G	TPE2 Transceiv	ers
xc7a15tc	:sg324-1	324	210	10400	20800	25	0	45	0	0		
xc7a35tc	:sg324-1	324	210	20800	41600	50	0	90	0	0		
xc7a50tc	sg324-1	324	210	32600	65200	75	0	120	0	0		
xc7a75tc	sg324-1	324	210	47200	94400	105	0	180	0	0		
xc7a100t	tcsg324-1	324	210	63400	126800	135	0	240	0	0		
<			_									>
?										ОК	Can	.cel

 To install the NEXSYS 4 DDR boardfile <u>click here!</u>

Creating Project

Parts Boards						
Reset All Finters Vendor: All Vame:	All			~	Board Rev:	Latest
Search: Q. V Display Name		Preview	Status	Vendor	File Version	Part
Nexys4			Installed	digilentinc.com	1.1	xc7a100tcsg324-1
Nexys4 DDR			Installed	digilentinc.com	1.1	xc7a100tcsg324-1
Nexys Video			Installed	digilentinc.com	1.2	xc7a200tsbg484-1
Sword			Installed	digilentinc.com	1.0	xc7k325tffg900-2
USB104 A7			Installed	digilenting com	12	vc7a100tcsq324-1

Vivado Part

- Fidex IDE generates **instruction memory** according to your assembly code.
- Picoblaze projects are implemented by combining generated instruction memory and picoblaze design file.
- You can write a **top** entity that combine **BRAM0** (inst memory) and **KCPSM6** (picoblaze) files.



• Include the generated **BRAM0.vhd**, **kcpsm6.vhd** and **top.vhd** as Design Sources.

À Add Sources		×
ML Editions	Add Sources This guides you through the process of adding and creating sources for your project Add or greate constraints Add or create design sources Add or create gimulation sources	
£ XILINX.		
?	< <u>B</u> ack <u>N</u> ext > <u>F</u> inish	Cancel

🝌 Add Sources

Add or Create Design Sources

Specify HDL, netlist, Block Design, and IP files, or directories containing those file types to add to your project. Create a new source file on disk and add it to your project.



 \times

ß

Vivado Part

- After adding **Design Files** you can see the hierarchy between these files.
- To see your design works as expected you need to write a testbench file and add it as a Simulation Source File.



• Include the **top_tb.vhd** as a **Simulation Source**.

À Add Sources		×
NLEditions	Add Sources This guides you through the process of adding and creating sources for your project Add or greate constraints Add or create design sources Add or create gimulation sources	
£ XILINX.		
?	< <u>B</u> ack <u>N</u> ext > <u>F</u> inish	Cancel

🝌 Add Sources	×
Add or Create Simulation Sources Specify simulation specific HDL files, or directories containing HDL files, to add to your project. Create a new source file on disk and add it to your project.	A
Specify simulation set: 🖙 sim_1 🗸	
$ +_{\lambda} = + + $	
Index Name Library Location	
top_tb.vhd_xil_defaultlib C:/Users/Serdar/Desktop/Picoblaze/tutorial_VHDL	
Add Files Add Directories Create File	
Scan and add RTL include files into project	
Copy sources into project	
Add sources from subdirectories	
Include all design sources for simulation	
< Back	ncel

Vivado Part

• Hierarchy between these entities (files):



Vivado Part

 If the top_tb.vhd testbench is not seen as top entity (bald) "right click->Set as Top" this entity.



 After adding the design files and top_tb.vhd simulation file you can make a simulation for your design.



• After running behavioral simulation you can see the waveform of the ports and signals of the picoblaze.



gstl.itu.edu.tr

Advance t for 1 us m	he sim ore	nulation(wav	eform)		Restart the Si	nulation		
₩ ¢ Σ % Ø	* 14		s						🔲 Default Layout 🛛 🗸
SIMULATION - Behavioral Sin Scope × Sources Q X ★ 4	nulation - Fur _ C	Objects × Protoco	ol Instances	? _ 🗆	c: ¢	Untitled 1 Q 📓 🕀 Q 🔀	× • 14	▶ 1 ± ± + F Fe + F - F ⊨	? □ Ľ × ¢
Name ✓ ➡ ■ top_tb	De: ^	Name > W address[11:0]	Data T Array	Value 006	î	News	Value	0.004 ns	^
✓ ⇔ ■ uut > ⇒ ■ picoblaze	top kcp	> W instruction[17:0]	Array Logic	22006 0			0		
> 🔳 inst_mem	BR/	 > in_port[7:0] > out_port[7:0] > port_id[7:0] > write_strobe > k_write_strobe > read_strobe > interrupt > interrupt_ack 	Array Array Logic Logic Logic Logic Logic	UU 00 3f 0 0 0 0 0		 > Import[n] > port_id[7:0] > model out_port[7:0] > model	xx xx 0 0 U 0		02 01 3f 00 02 03
<	>~	<pre> sleep reset clk work t_state_value[2:1] </pre>	Logic Logic Logic Array Array	0 0 1 2 2	*		< >>		

- Values of registers, buses, ports, ram etc. can be found from the scope and objects section
- Drag these objects to the waveform and restart the simulation.

Scop × Sources _ 🗆 🖸	Objects × Protocol Insta	inces ?		Untitled 1*			? 🗆 🖒 🗙
Q ≚ ♦ 🌣	Q		٥	Q 📕 🖲 Q 💥 🗶	• F •	▶ 1 12 2r + F Fe of Fe Ist	٥
Name ^	Name	Data T \	/alue			2,000.	000 ns
✓ ■ top_tb	> 😻 sim_spm01[7:0]	Array (01	Name	Value	1,800.000 ns 1,900.000 ns	2,
∨ 🔳 uut	> 😻 sim_spm02[7:0]	Array 0)2		0		
> 🔳 picoblaze	> 😻 sim_spm03[7:0]	Array 0)3	M in port[7:0]			
> 🔳 inst_mem	> 😻 sim_spm04[7:0]	Array 0)4	> •• III_port[7:0]	10	$\sqrt{15}$ $\sqrt{01}$ $\sqrt{3f}$ $\sqrt{16}$ $\sqrt{01}$ $\sqrt{3f}$ $\sqrt{17}$ $\sqrt{01}$ $\sqrt{3f}$	18
	> 😻 sim_spm05[7:0]	Array ()5	> V port_id[7:0]	00		
	> 😻 sim_spm06[7:0]	Array ()6	¹ write stroke	00		
	> 😻 sim_spm07[7:0]	Array ()7	¹⁰ write_strobe	0		
	> 😻 sim_spm08[7:0]	Array ()8	le read_strobe	0		
	> 😻 sim_spm09[7:0]	Array ()9		01		
	> 😻 sim_spm0A[7:0]	Array 0)a	<pre>> • sim_spm02[7:0]</pre>	02		
	> 😻 sim_spm0B[7:0]	Array ()b	> • sim_spm03[7:0]	03		
	> 😻 sim_spm0C[7:0]	Array 0)c	> 🐨 sim_spm04[/:0]	04		
	> 😻 sim_spm0D[7:0]	Array 0)d	> 👦 sim_spm05[7:0]	05		
	> 😻 sim_spm0E[7:0]	Array ()e	> 🐨 sim_spm06[7:0]	06		
	> 😻 sim_spm0F[7:0]	Array 0)f	> 👦 sim_spm07[7:0]	07		
	> 😻 sim_spm10[7:0]	Array 1	10	> 👦 sim_spm08[7:0]	80		
	> 😻 sim_spm11[7:0]	Array 1	1	→ W sim_spm09[7:0]	-09		
	> 😻 sim_spm12[7:0]	Array 1	12				~
<	<		> > ~		$\langle \rangle$		>

Spad Memory Values

Spad Memory Values in the time diagram





Implementation of the Picoblaze in an FPGA

- 1) Create a new project in Vivado.
- 2) Take **kcpsm6.vhd** and **BRAM0.vhd** (generated from Fidex IDE) design files and add them as design sources.
- 3) Take **top.vhd** file that provided for you or write a new one and add it as a **Design Source**.
- 4) Take **top_tb.vhd** or **top_tb.v** file that provided for you or write a new one and add it as a **Simulation Source**.
- 5) Run Behavioral Simulation and check the objects and waveform to see your algorithm works properly.



Vivado Block Design



Vivado Block Design

- Any blocks (entities) can be included into a project alongside with the **Picoblaze**.
- You can add predefined IP Blocks in Vivado (like Block RAM).
- You can also add your own designed entities.
- An Example:



Vivado Block Design

- Create a project and add BRAM0.vhd, kcpsm6.vhd and top.vhd files into this project as Design Sources.
- Then click "Create Block Design".



• Let the design name as **top**.

• Drag **top.vhd** file into the **Diagram** window.



BLOCK DESIGN - design_1 *



? ×

• To create the ports "right click->make external"



• You can change the names of the ports.





Including a Block RAM

- Click IP Catalog
- Type Block Memory Generator



Diagram ×	top.vhd \times IP Catalog \times					? 🗆 🖸
Cores Inte	rfaces					
Q X	ŧ 🗚 •€, ⊁ ₽ @ 0	Ð				•
earch: 🔍 blo	ock memory generator	(2 matches)				
Name		^1 AXI4	Status	License	VLNV	
Vivado	Repository					
🗸 🖻 Basio	Elements					
~ 🖻 M	lemory Elements					
	Block Memory Generator	AXI4	Production	Included	xilinx.com:ip:blk_mem_gen:8.4	
🗸 🖻 Mem	nories & Storage Elements					
~ 🖻 R	AMs & ROMs & BRAM					
	Block Memory Generator	AXI4	Production	Included	xilinx.com:ip:blk_mem_gen:8.4	
Details						
Name:	Block Memory Generator					
Version:	8.4 (Rev. 4)					
Interfaces:	AXI4					
Description:	The Xilinx LogiCORE IP Block Memory a direct drop-in replacement. It show	/ Generator replaces the Id be used in all new Xi	e Dual Port Block Mer ilinx designs. The core	mory and Sir supports R/	ngle Port Block Memory LogiCOREs, bu AM and ROM functions over a wide rar	it is not ige of

Add IP to Block Design



• Double click to **customize** Block RAM



• Change the default specifications:

Re-customiz	ze IP	
Block Mem	ory Generator (8.4)	
Documentat	tion 🕒 IP Location	
IP Symbol	Power Estimation	Component Name blk_mem_gen_0
Show disa	abled ports	Basic Port A Options Other Options Summary
		Mode Stand Alone 🗸 🗆 Generate address interface with 32 bits
		Memory Type Single Port RAM
		ECC Options
		ECC Type No ECC 🗸
		Error Injection Pins Single Bit Error Injection V
		Write Enable
III III		Byte Write Enable
	BRAM_PORTA	Byte Size (bits) 9
		Algorithm Options
		Defines the algorithm used to concatenate the block RAM primitives. Refer datasheet for more information.
		Algorithm Minimum Area 🗸
		Primitive 8kx2 V

🝌 Re-customize IP

Block Memory Generator (8.4)

🚯 Documentation 🛛 🗁 IP Location

IP Symbol Power Estimation	Component Name blk_mem_gen_0	
Snow disabled ports	Basic Port A Options Other Options Summary Memory Size (in words) (Picoblaze is an 8-bit bus. Write Width Range: 1 to 4608 (bits) Read Width Range: 2 to 1048576 Read Depth 256 Operating Mode Write First Enable Port Type Use ENA Pin	oit ons
	Port A Optional Output Registers	
 ■ BRAM_PORTA ■ addra[7:0] ■ clka 	Primitives Output Register SoftECC Input Register REGCEA Pin	
	Port A Output Reset Options	
 douta[7:0] ena wea[0:0] 	RSTA Pin (set/reset pin) Output Reset Value (Hex) 0 Reset Memory Latch Reset Priority CE (Latch or Register Enable) V	
	READ Address Change A	
<	Read Address Change A	

 \times

2

- After customizing Block RAM, make the following connections:
 - port_id to addra
 - out_port to dina
 - in_port to douta
- Create ena and wea ports.



• Right click on design_1 -> Create HDL Wrapper



gstl.itu.edu.tr

- A top entity called **design_1_wrapper** is generated by Vivado.
- **design_1_wrapper** combines the **top** (picoblaze + inst memory) and **Block RAM**.

BLOCK DESIGN - design_1		? ×
Sources × Design Signals ? _ 🗆 🖆	Diagram × design_1_wrapper.vhd × ?	06
$\mathbf{Q} \mid \mathbf{X} \mid \mathbf{a} \mid \mathbf{H} \mid \mathbf{C} \mid \mathbf{a} \mid \mathbf{a} \mid \mathbf{A} \mid \mathbf{C} \mid \mathbf{A} \mid $	c:/Users/Serdar/Projects/Picoblaze/2022/tutorial_vhdl_block_design/tutorial_vhdl_block_design.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd	×
V Design Sources (2)	$\mathbf{Q} \mid \blacksquare \mid \bigstar \mid \not \Rightarrow \mid \mathbf{X} \mid \blacksquare \mid \blacksquare \mid \mathbf{X} \mid / / \mid \blacksquare \mid \blacksquare \mid \blacksquare \mid \mathbf{Q} \mid$	۵
design_1_wrapper(STRUCTURE) (design_1_wrapper.vhd) (1)	۹ 🛆	~
✓ ▲ ■ design_1_i : design_1 (design_1.bd) (1)	10 ! library IEEE;	
✓ ● design_1(STRUCTURE) (design_1.vhd) (2)	11 use IEEE.STD LOGIC 1164.ALL;	
I blk mem gen 0 : design 1 blk mem gen 0 1 (d	12 library UNISIM;	
The second secon	13 use UNISIM.VCOMPONENTS.ALL;	
> • I top_0 : design_1_top_0_1 (module Reference wr	14 🖯 entity design_1_wrapper is	- 11
> • top(Behavioral) (top.vhd) (2)	15 port (
> 🗁 Constraints	16 clk : in STD_LOGIC;	- 11
✓	17 ena : in STD_LOGIC;	
✓ ➡ sim 1 (2)	19 interrupt ack : out STD LOGIC:	
v • hlock design th(Pobaviaral) (tutorial block design the	20 k write strobe : out STD LOGIC;	- 11
	21 read strobe : out STD LOGIC;	- 11
uut : design_1_wrapper(STRUCTURE) (design_1_wrapped)	22 wea: in STD_LOGIC_VECTOR (0 to 0);	
decian 1 i decian 1 (decian 1 bd) (1)	23 write_strobe : out STD_LOGIC	
History ID Courses Liberation Courselle Orden	24);	
Hierarchy IP Sources Libraries Complie Order	25 🗇 end design_1_wrapper;	
	26 i	
Source File Properties $? _ \Box \ \square \ \times$	27 \vert architecture STRUCTURE of design_1_wrapper is	
	29 port (
design_i_wrapper.vnd	30 clk : in STD LOGIC;	
 	31 interrupt : in STD_LOGIC;	
General Properties	32 read strobe : out STD LOGIC;	>



• Write a **testbench** file and add it as a **Simulation Source File**.





References

• Picoblaze user guide