

# A New CMOS Electronically Tunable Current Conveyor and Its Application to Current-Mode Filters

Çağlar Kılıkçır  
504081236

# Summary

- Introduction
- Proposed CMOS high-performance electronically tunable second-generation current conveyor (ECCII)
- Application of a current-mode CC based filter with proposed ECCII
- Simulation results of the application


# Introduction

- In the article, a new CMOS high-performance electronically tunable second-generation current conveyor (ECII), and application of a second order current filter realization with ECII is given with SPICE simulation results.
- Although there are other methods like OTAs or DCCC realizations for tuning , with the proposed ECII there will be no suffer from limited output voltage swing like the OTAs or complicated structure and oversize area consumption like DCCC's that uses CDNs

# Proposed CMOS ECCII Structure

- Proposed ECCII's equataion matrix is given as below


$$\begin{bmatrix} i_Y \\ v_X \\ i_Z \end{bmatrix} = \begin{bmatrix} 0 & 0 & 0 \\ 1 & 0 & 0 \\ 0 & \pm k & 0 \end{bmatrix} \begin{bmatrix} v_Y \\ i_X \\ v_Z \end{bmatrix}.$$




- According to equation between X and Y terminals there is a unity voltage gain and a tuneable  $\pm k$  current gain between terminals X and Z.
- Y and Z terminals shows a high impedance level, and the X terminal have low impedance

# Proposed CMOS ECII Structure

- $\pm$  sign of  $k$  gives us the type of ECII if it is positive or negative type of ECII.
- Representations of ECIIs can be simply shown as



or



# Proposed CMOS ECII Structure

(CA implementation used in proposed CMOS ECII )

- Tunable small signal current amplifier




Fig. 1. Small signal amplifier

# Proposed CMOS ECII Structure

(CA implementation used in proposed CMOS ECII )

- $M_1, M_2, M_3$  and  $M_1', M_2', M_3'$  transistors group form a current squaring circuit with A and B input ports.
- Diode connected transistors  $M_4$ , and  $M_5$ , and the current source  $I_A$ , form a current-controlled bias circuit, which supplies the bias voltage  $V_{REF}$  to  $M_3$  and  $M_3'$ .
- Assumed that all the transistors in the circuit are characterised by the square-law model of an MOS transistor operating in the saturation region.

# Proposed CMOS ECII Structure

(CA implementation used in proposed CMOS ECII )

- Simply from these equations I<sub>1</sub> and I<sub>2</sub> can be found.[3]




Fig. 2. Equations forming the I<sub>1</sub> and I<sub>2</sub> [3]

# Proposed CMOS ECII Structure


(CA implementation used in proposed CMOS ECII )

- $I_1$  and  $I_2$  given as  $I_1=2I_A+(I_B+i_X)^2/8I_A$  and  $I_2=2I_A+(I_B-i_X)^2/8I_A$
- As long as keeping  $| I_B | + | i_X | \leq 4I_A$  at currents  $I_1$  and  $I_2$  are multiplied n times by the upper current mirrors in fig.1, so the output current of the circuit  $i_z$  equals  $nI_1-nI_2$  which is  $n(I_B/2I_A) i_X = k i_X$
- Where  $k=n(I_B/2I_A)$  is the controlled small signal gain by the dc bias currents of the  $I_B$  and  $I_A.f$
- Dynamic range of the gain  $k$  can be increased because the maximum value of  $k$  limited by  $k \leq 2n$  .

# Proposed CMOS ECII Structure (OA part)

- Using the CA described before proposed ECII implementation is given as fig.3.
- First part of the circuit is a high performance two stage OA with output buffer.
- First stage of the OA is a differential amplifier consist of MG1-MG4 with voltage gain of  $A_{V1} = -g_{MG1}(r_{oMG1} || r_{oMG2})$  where  $g_{MG1}$  and  $r_{oMG1}$ ,  $r_{oMG2}$  are the small signal transconductance gain and output resistances

# Proposed CMOS ECCII Structure



• Fig.3. Proposed ECCII+

# Proposed CMOS ECII Structure (OA part)

- Second stage of the OA is MG5 source amplifier transistor buffered by MG6-MG9 transistors which is a Class-AB output stage.

- Gain of this second stage  $A_{V2}$  is given as

$$\begin{aligned} A_{V2} &= -g_{m_{MG5}} \\ &\times \left( \left( \frac{r_{o_{MG5}} + r_{o_{MG6}} + g_{m_{MG6}} r_{o_{MG5}} r_{o_{MG6}}}{1 + g_{m_{MG6}} r_{o_{MG6}}} \right) \parallel \right. \\ &\quad \left. \left( \frac{r_{o_{MG7}} + r_{o_{MG18}} + g_{m_{MG7}} r_{o_{MG7}} r_{o_{MG18}}}{1 + g_{m_{MG7}} r_{o_{MG7}}} \right) \right) \\ &\cong -g_{m_{MG5}} \left( r_{o_{MG5}} \parallel r_{o_{MG18}} \right). \end{aligned}$$

# Proposed CMOS ECII Structure (OA part)

- Then overall gain of the OA can be calculated as  $A_V = A_{V_1} \times A_{V_2}$ . Assuming that Class-AB output stage has a unity gain.
- Using Miller compensation in the OA between C and D,  $C_C$  capacitance and transistors MG27, MG28. Node A can follow  $I_B + i_X$  current entering the X node even at high frequencies.
- $f_d$  can given as

$$f_d = \frac{1}{2\pi (r_{o_{MG1}} \| r_{o_{MG2}})(C_{nC} + (1 + |A_{v2}|)C_C)}$$
$$\cong \frac{1}{2\pi (r_{o_{MG1}} \| r_{o_{MG2}})|A_{v2}|C_C}$$

# Proposed CMOS ECII Structure (OA part)

- Where  $C_{nC}$  is the parasitic capacitance between C node and the ground, it is given by

$$C_{nC} \cong C_{gdMG1} + C_{dbMG1} + C_{gdMG2} + C_{dbMG2} + C_{gsMG5}$$

- $C_{gdMG5}$  is ignored because it is too small compared to the  $C_{nC}$ .

- Gain-bandwidth of the OA is  $\text{GBW} = A_v \cdot f_d \cong \frac{g_{mMG1}}{2\pi C_C}$

- Transistors MG27 and MG28 are used to locate a zero

at  $s_0 = \frac{1}{C_C \left( \frac{1}{g_{mMG5}} - R \right)}$

# Proposed CMOS ECII Structure (OA part)

- where R is resistance produced by the MG27 and MG28. If R selected greater than  $1/g_{mMG_5}$  phase margin can be improved.
- Negative feedback going from the MG5 ensures the unity gain of the VX/VY function and feedback at X node provides the low impedance terminal. Which is

$$R_x \cong \frac{\left( \frac{1}{g_{mMG_8}} \middle\| \frac{1}{g_{mMG_9}} \right) \times \left( \frac{1}{g_{mMG_1} g_{mMG_5}} \right)}{\left( \left( \frac{r_{oMG_5} + r_{oMG_6} + g_{mMG_6} r_{oMG_5} r_{oMG_6}}{1 + g_{mMG_6} r_{oMG_6}} \right) \middle\| \left( \frac{r_{oMG_7} + r_{oMG_8} + g_{mMG_7} r_{oMG_7} r_{oMG_8}}{1 + g_{mMG_7} r_{oMG_7}} \right) \right) \times (r_{oMG_1} \| r_{oMG_2})}$$

# Proposed CMOS ECII Structure (OA part)

- And the impedance at node Y is  $|Z_Y| \approx \frac{1}{\eta W_{MG1} L_{MG1} C_{ox} \omega}$
- Where  $\eta$  is a constant parameter,  $W$  channel width and  $L$  is channel length of the MG1 transistor  $C_{ox}$  is the gate oxide capacitance and  $\omega$  is the operation frequency.
- And using current mirrors MG11, MG13, MG14; MG10, MG12, MG15; MG19, MG21, MG22 and MG23, MG24, MG25, MG26  $I_B + i_X$  and  $I_B - i_X$  currents transferred to the A and B nodes of the small signal current amplifier.

# Proposed CMOS ECII Structure (CA part)

- The second part of the proposed ECII+ circuit is the small signal current amplifier of Fig.1 constructed with high-performance current mirrors known as IAFCMs in its output stage.
- IAFCMs used because the output conductance and the feedback capacitance are 100 times lower than the standard current mirror circuit .
- The output resistance at terminal Z of the proposed ECII+ is  $R_{oz} = [g_{m_{MC7}} g_{m_{MC4}} r_{o_{MC3}} r_{o_{MC7}} (r_{o_{MC4}} \| r_{o_{MC9}}) \| [g_{m_{MC16}} g_{m_{MC14}} r_{o_{MC16}} \times (r_{o_{MC12}} \| r_{o_{MC13}}) (r_{o_{MC14}} \| r_{o_{MC19}})]]$ .

# Proposed CMOS ECII Structure (CA part)

- From Fig.3, it can be seen that the value of parameter  $n=2$  because transistors MC<sub>12</sub>,MC<sub>13</sub>and MK<sub>7</sub>,MK<sub>8</sub> are used in parallel. So this circuits maximum current gain is  $k_{MAX}=4$ .
- Also type of our positive ECC can be changed to negative ECC by applying currents  $I_B+i_X$  and  $I_B-i_X$  into terminals B and A of the small signal current amplifier.

# Proposed CMOS ECCII Structure (Noise performance)

- Noise can be modeled by three sources  $V^2_{nY}$ ,  $V^2_{nX}$  and  $I^2_{nX}$ . Because of the high gain of the input stage other input-referred noise contributions became unsignificant so  $V^2_{nY}$ ,  $V^2_{nX}$  and  $I^2_{nX}$  power-spectral densities can be given as below. (Y ,noise factor of transistor channel length and bias )

$$\begin{aligned}\overline{V_{nY}^2} &\approx 4kT\gamma(g_{m_{MG1}} + g_{m_{MG2}}) \cdot \frac{1}{g_{m_{MG1}}^2} \\&= 4kT\gamma\left(\frac{1}{g_{m_{MG1}}} + \frac{g_{m_{MG2}}}{g_{m_{MG1}}^2}\right) \\ \overline{I_{nX}^2} &\approx 4kT\gamma g_{m_{MG20}} \\ \overline{V_{nX}^2} &\approx 4kT\gamma(g_{m_{MG3}} + g_{m_{MG4}}) \cdot \frac{1}{g_{m_{MG3}}^2} \\&= 4kT\gamma\left(\frac{1}{g_{m_{MG3}}} + \frac{g_{m_{MG4}}}{g_{m_{MG3}}^2}\right)\end{aligned}$$

# A Filter application of The ECCII

- There many voltage and current-mode CC based filters available in the literature but most of them lack of electronic tunability. Tunability can be obtained by using a CCCII instead of ECCII but it used as a tool for adjusting the resonant frequency or quality factor of the filter circuits, but not the gain. To control gain ECCII provides better solution.

# A Filter application of The ECII




Fig. 4. An universal current-mode filter using ECII+s.

# A Filter application of The ECCII

- Analysing the circuit in fig.4 the low-pass, high-pass, and bandpass transfer functions can be given as

$$\frac{I_{\text{lp}}}{I_{\text{in}}} = \frac{\frac{k_1 k_3}{C_1 C_2 R_1 R_2}}{s^2 + \frac{1}{C_1 R_1} s + \frac{k_1 k_2}{C_1 C_2 R_1 R_2}}$$

$$\frac{I_{\text{hp}}}{I_{\text{in}}} = \frac{s^2 + \frac{1}{C_1 R_1} s + \frac{k_1 k_2}{C_1 C_2 R_1 R_2}}{s^2}$$

$$\frac{I_{\text{bp}}}{I_{\text{in}}} = \frac{-\frac{k_1}{C_1 R_1} s}{s^2 + \frac{1}{C_1 R_1} s + \frac{k_1 k_2}{C_1 C_2 R_1 R_2}}$$

- Where  $k_i$  is current gain of ith ECCII. The gains of the filter is  $G_{\text{lp}}=(k_3/k_2)$ ,  $G_{\text{hp}}=1$ ,  $G_{\text{bp}}=-k_1$  respectively.

# A Filter application of The ECCII

- Extra ECCIIs can be used to obtain tunable gains.
- $\omega_0$  and Q values given as

$$\omega_0 = \sqrt{\frac{k_1 k_2}{C_1 C_2 R_1 R_2}} \quad Q = \sqrt{\frac{k_1 k_2 C_1 R_1}{C_2 R_2}}.$$

- It can be seen that low pass gain can tuned by  $k_3$  without changing  $\omega_0$  or  $Q$ , also  $k_2$  and  $k_1$  used to change the  $\omega_0$  and  $Q$  parameters.

# A Filter application of The ECII

- Also the filters  $\omega_o$  and  $Q$  sensitivities given as;

$$\begin{aligned}S_{k_3}^{G_{\text{LP}}} &= -S_{k_2}^{G_{\text{LP}}} = S_{k_1}^{G_{\text{BP}}} = 1 \\S_{k_1}^{G_{\text{LP}}} &= S_{k_1}^{G_{\text{HP}}} = S_{k_2}^{G_{\text{HP}}} = S_{k_3}^{G_{\text{HP}}} = S_{k_2}^{G_{\text{BP}}} = S_{k_3}^{G_{\text{BP}}} = 0 \\S_{k_1}^{\omega_o} &= S_{k_2}^{\omega_o} = S_{k_1}^Q = S_{k_2}^Q = \frac{1}{2} \\S_{k_3}^{\omega_o} &= S_{k_3}^Q = 0\end{aligned}$$

- Which are not more than 1 in magnitude.

# Simulation Results


- The performance of the proposed ECCII is verified using the SPICE simulation program. The MOS transistors are simulated using TSMC 0.35- $\mu\text{m}$  CMOS process model parameters  $V_{\text{THN}}=0.54$  V,  $V_{\text{THP}}=-0.71$  V,  $\mu_N=436 \text{ cm}^2/\text{V}\cdot\text{s}$ ,  $\mu_P=212 \text{ cm}^2/\text{V}\cdot\text{s}$ ,  $T_{\text{OX}}=7.9$  nm and dimensions as in table below

Transistor	W/L ( $\mu\text{m}$ )
MG1, MG3	47.25/0.7
MG2, MG4	8.75/0.7
MG6, MG8	70/1.4
MG5, MG7, MG9-MG28 MC1-MC19, MK6-MK8	28/1.4
MK1-MK5, MK9-MK11	35/0.7


# Simulation Results

- Using the selected values
- $V_{\text{Supply}} = \pm 1.5V$
- $I_A = I_B = 50 \mu A$
- $I_C = 100 \mu A$
- $C_C = 4.3 pF$
- Two simulation configurations performed. Voltage follower input voltage on Y, output on X with an infinite load at X. And current follower input current on X, output current on Z with Z grounded.

# Simulation Results




$V_x - V_y$  dc transfer characteristic  
of the proposed ECCII+.




$I_z - I_x$  dc characteristic of the  
proposed ECCII+ for different  
values of  $I_B$ .

# Simulation Results

Frequency response of the voltage follower  
 $V_X/V_Y$ .





Frequency response of the current follower  
 $I_Z/I_X$ .



Cut off frequencies are 107 and 77 MHz, respectively.


# Simulation Results

The frequency response of the impedance at terminal Y.



Frequency response of the impedance at terminal X for different values of biasing current  $I_C$ .


# Simulation Results




Frequency response of the impedance at terminal Z.

- The terminal Z has very high impedance because of using IAFCCM in the output stage of the ECII.
- Impedance values of 73 M $\Omega$ , 38.2 M $\Omega$ , and 448 k $\Omega$  are found for the terminal Z at frequencies of 10 Hz, 10 kHz, and 1 MHz, respectively.

# Simulation Results





Response of the voltage follower  
to a sinusoidal signal at 1 MHz.



Response of the current follower to  
a sinusoidal signal at 1 MHz for  
different values of  $I_B$ .

# Simulation Results



# Simulation Results

- The model of the ECII taking parasitics into account is shown in Fig. 5.





Fig. 5. Model of the ECII including parasitic elements.

# Simulation Results

- The large-signal behavior of the circuit is tested by investigating the total harmonic distortion (THD) for sinusoidal input signals at 1 MHz. The THD graphs given for voltage follower and current follower configurations for the parasitic values at terminals X, Y, and Z of the proposed ECCII are given in table below

Parasitic	Value		
$R_x, L_x$	$46\Omega, 240\mu H$ @ $I_C=100\mu A$	$31\Omega, 67\mu H$ @ $I_C=250\mu A$	$4.7\Omega, 6.6\mu H$ @ $I_C=400\mu A$
$R_y, C_y$		$\infty, 2.7\text{pF}$	
$R_z, C_z$		$73M\Omega, 0.35\text{pF}$	

# Simulation Results



THD of the voltage follower.

THD of the current follower  
for different values of  $I_B$ .

# Conclusion

- A new ECII, whose current-transfer ratio can be varied by electronic means, is proposed in this paper.
- Which has very high output impedance, which makes it suitable for cascading.
- Also implementation of a second-order current-mode universal filter with the proposed ECII is given which realizes BP,HP,LP responses.
- Simulations shows a very good performance of the ECII in terms of output resistance, linearity, frequency response, noise, and tunability.

# References

- [1] S. Minaei, O. K. Sayin and H. Kuntman, “A New CMOS Electronically Tunable Current Conveyor and Its Application to Current-Mode Filters,” *IEEE Transactions on Circuits and Systems I, TCAS-I*, Volume 53, No.7, 1448-1457, 2006.
- [2] W. Surakampontorn and K. Kumwachara, “CMOS-based electronically tunable current conveyor,” *Electron. Lett.* , vol. 28, no. 14, pp. 1316–1317, Jul. 1992.
- [3] K. Bult and H. Wallinga, “A class of analog CMOS circuits based on the square-law characteristic of an MOS transistor in saturation,” *IEEE J. Solid-State Circuits*, vol. 22, no. 3, pp. 357–365, Jun. 1987.