Task State Calculation

        "TS" is defined as switching from VM/486 or 80286 TSS to one of
        the following:

                        +---------------------------------------+
                        |               New Task                |
                        +-------+-------+-------+-------+-------+
        +---------------|486 TSS|486 TSS|386 TSS|386 TSS|286 TSS|
        |   Old Task    | (VM=0)| (VM=1)| (VM=0)| (VM=1)|       |
        +---------------+-------+-------+-------+-------+-------+
        386 TSS (VM=0)  |       |       |  309  |  226  |  282  |
                        +-------+-------+-------+-------+-------+
        386 TSS (VM=1)  |       |       |  314  |  231  |  287  |
                        +-------+-------+-------+-------+-------+
        386 CPU/286 TSS |       |       |  307  |  224  |  280  |
                        +-------+-------+-------+-------+-------+
        486 CPU/286 TSS |  199  |  177  |       |       |  180  |
                        +-------+-------+-------+-------+-------+

                             
        Miscellaneous

        - all timings are for best case and do not take into account wait
          states, instruction alignment, the state of the prefetch queue,
          DMA refresh cycles, cache hits/misses or exception processing.
        - to convert clocks to nanoseconds divide one microsecond by the
          processor speed in MegaHertz:
   
          (1000MHz/(n MHz)) = X nanoseconds

        - see   8086 Architecture


Back to Intel Instruction Set page.