ISTANBUL TECHNICAL UNIVERSITY ELECTRICAL-ELECTRONICS FACULTY

FPGA Implementation for OnSite Target Detection with a Low Cost and Portable Ground Penetrating Radar System

SENIOR DESIGN PROJECT

Muhammed Furkan ERTURAL Çisem KURT

ELECTRONICS AND COMMUNICATION ENGINEERING DEPARTMENT

JANUARY, 2023

ISTANBUL TECHNICAL UNIVERSITY ELECTRICAL-ELECTRONICS FACULTY

FPGA Implementation for OnSite Target Detection with a Low Cost and Portable Ground Penetrating Radar System

SENIOR DESIGN PROJECT

Muhammed Furkan ERTURAL (040180122)

Çisem KURT (040200790)

ELECTRONICS AND COMMUNICATION ENGINEERING DEPARTMENT

Project Advisor: Prof. Dr. Berna Örs Yalçın Project Co-Advisor: Prof. Dr. Işın Erer

JANUARY, 2023

İSTANBUL TEKNİK ÜNİVERSİTESİ ELEKTRİK-ELEKTRONİK FAKÜLTESİ

Düşük Maliyetli ve Taşınabilir Yer Nüfuz Eden Radar Sistemi ile Yerinde Hedef Tespiti için FPGA Uygulaması

LİSANS BİTİRME TASARIM PROJESİ

Muhammed Furkan ERTURAL (040180122)

Çisem KURT (040200790)

Proje Danışmanı: Prof. Dr. Berna ÖRS YALÇIN Proje Yardımcı Danışmanı: Prof. Dr. Işın ERER

ELEKTRONİK VE HABERLEŞME MÜHENDİSLİĞİ BÖLÜMÜ

OCAK, 2023

We are submitting the Senior Design Project Interim Report entitled as "FPGA Implementation for OnSite Target Detection with a Low Cost and Portable Ground Penetrating Radar System". The Senior Design Project Report has been prepared as to fulfill the relevant regulations of the Electronics and Communication Engineering Department of Istanbul Technical University. We hereby confirm that we have realized all stages of the Senior Design Project Interim Report by ourselves, and we have abided by the ethical rules with respect to academic and professional integrity.

Petury.

Muhammed Furkan ERTURAL (040180122)

Çisem KURT (040200790)

FOREWORD

First of all, we would like to thank our project advisor Prof. Dr. Sıddıka Berna ÖRS YALÇIN, who helped us with her knowledge and experience in this project and is understanding in every respect, Prof. Dr. Işın ERER who is our assistant advisor and Prof. Dr. Selçuk PAKER who is supported us for their support and assistance during the project. We would also like to thank RA. Orhan APAYDIN and Canberk TATLI who worked with us on this project. Finally, we would like to express our endless gratitude to our families who have supported us and made all kinds of sacrifices throughout our university life.

January 2023

Çisem KURT Muhammed Furkan ERTURAL

vi

TABLE OF CONTENTS

Page

FOREWORD	v
TABLE OF CONTENTS	vii
ABBREVIATIONS	ix
LIST OF FIGURES	xi
SUMMARY	xv
ÖZET	. xvi
1. INTRODUCTION	1
1.1 About the Report	1
1.2 Purpose of Project	2
1.3 Project Steps	2
2. BASIC INFORMATION AND CONCEPTS	4
2.1 Xilinx Vivado Environment General Information	5
2.2 VITIS IDE General Information	5
2.3 Zedboard Development Kit General Information	6
2.4 Zynq-7000 All Programmable System On Chip	8
2.5 Vivado Tutorial	10
3.DATA TRANSFER WITH UART SERIAL COMMUNICATION PROTOCOL	18
3.1 UART Serial Communication Protocol	18
3.2 Architectural Design of Zynq-7000	20
3.3 Hello World Test Application	22
3.4 Failed Data Transfer Applications	26
3.4.1 AXI GPIO block diagram and C code application	26
3.4.2 AXI UART_LITE block diagram and C code application	28
3.4.3 Only Zynq-7000 processor block diagram and C code application	32
3.5 Successful Data Transfer Implementation	36
4.RNMF APPLICATION ON VITIS	43
4.1 RNMF Algorithm	43
4.2 Information About GPR Image	
4.3 Literatur Review	44
4.4 RNMF Application VITIS C Code	47
5.HARDWARE IMPLEMENTATION OF RNMF ALGORITHM	54

5.1 Implementation of Floating-Point Numbers on Vivado	54
5.1.1 IEEE 754 Format floating point numbers arithmetic calculations	54
5.1.2 Floating-Point IP Generator (7.1) custom IP design	56
5.2 Custom IP Design in Vivado	58
5.3 Block Design of Project	67
5.4 Vitis Code of Project	69
6.REALISTIC CONSTRAINTS AND CONCLUSIONS	71
6.1 Practical Application of This Project	71
6.2 Realistic Constraints	71
6.2.1 Social, environmental and economic impact	71
6.2.2 Cost analysis	72
6.2.3 Standarts	72
6.2.4 Health and safety concerns	72
6.3 Future Work and Recommendations	72
6.4 Conclusion	73
REFERENCES	74
CURRICULUM VITAE	76
CURRICULUM VITAE	77

ABBREVIATIONS

AC	: Alternative Current
ASIC	: Application Specific Integrated Circuit
AXI	: Advanced eXtensible Interface
BRAM	: Block Random Access Memory
CANBUS	: Controller Area Network Bus
CPU	: Central Process Unit
DC	: Direct Current
DDR Memory	: Double Data Rate Synchronous Dynamic Random-Access
DMA	: Direct Memory Access
DSP	: Digital Signal Processing
EMI	: Electromagnetic Interference
FPGA	: Field Programmable Gate Array
GMAC	: Galois Message Authentication Code
GPR	: Ground Penetrating Radar
GPIO	: General Purpose Input and Output
HDL	: Hardware Description Language
HLS	: High Level Synthesis
IDE	: Integrated Development Environment
I2C	: Inter-Intergrated Circuit
IEEE	: Institute of Electrical and Electronics Engineers
IP	: Intellectual Property
LED	: Light Emission Diode
LUT	: Look-Up Table
MCU	: Micro Controller Unit

MIO	: Multi Input-Output							
MMC	: Multi Media Card							
NMF	: Non-negative Matrix Factorization							
OTG	: On The Go							
OLED	: Organic Light Emitting Diode							
PS	: Programmable Software							
PL	: Programmable Logic							
RNMF	: Robust Nonnegative Matrix Factorization							
RPN	: Region Proposal Network							
RXD	: Receive Data							
SD	: Secure Digital Memory Card							
SDIO	: Secure Digital Input Output							
SDSoC	: Software Defined System On Chip							
SDK	: Software Development Kit							
SPI	: Serial Peripheral Interface							
SoC	: System on Chip							
TXD	: Trasmit Data							
UART	: Universal Asynchronous Receiver Transmitter							
USART	: Universal Synchronous Receiver Transmitter							
USB	: Universal Serial Bus							
JTAG	: Joint Test Action Group							
VHDL	: Very High Speed Integrated Circuit Hardware							

Description Language

LIST OF FIGURES

Figure 2.1: ZedBoard Development Kit	6
Figure 2.2: Zynq-7000 All Programmable SOC	8
Figure 2.3: Creating a New Project	10
Figure 2.4: Naming the Project	10
Figure 2.5: Determining the Project Type	<u></u> 11
Figure 2.6: Selecting the Card to Use	11
Figure 2.7: Creating the Block Design	12
Figure 2.8: Naming the Block Design	12
Figure 2.9: Adding the Processor	13
Figure 2.10: Making Automatic Connections of the Processor	13
Figure 2.11: Customizing the Processor	14
Figure 2.12: Transitioning to the Vitis Platform	14
Figure 2.13: Creating a New Application Project	15
Figure 2.14: Creating a New Workspace on the Vitis Platform	15
Figure 2.15: Embedding the Block Design in the Project	16
Figure 2.16: Adjusting the Block Design on Vitis	16
Figure 2.17: Adding New Platform Template	17
Figure 2.18: Adding Main Source Code	17
Figure 3.1: UART Data Frame Format	19
Figure 3.2: Architectural Design of the Zynq-7000 Chip	20
Figure 3.3: UART Access of Zynq-7000 Chip	21
Figure 3.4: Hello World Test Application Block Design	22
Figure 3.5: Hello World Test Application C Code	23
Figure 3.6: Making Hello World Project UART Communication Settings	24
Figure 3.7: Build the Project	24
Figure 3.8: Obtaining the Output on the Terminal with the Test Code Applied on the	
Vitis Platform	25
Figure 3.9: AXI GPIO Block Diagram for Radar Data Transfer via UART	26
Figure 3.10: AXI GPIO C Code for Radar Data Transfer via UART	27
Figure 3.11: AXI UART_PS LITE Block Diagram for Radar Data Transfer via UART	28
Figure 3.12: AXI UART_PS LITE C Code for Radar Data Transfer via UART	29

Figure 3.13: Observed Read Data in TeraTerm Terminal	31
Figure 3.14: Zynq-7000 Processor Block Diagram for Radar Data Transfer via UART	32
Figure 3.15: Zynq-7000 C Code for Radar Data Transfer via UART	33
Figure 3.16: Observed Read Data in TeraTerm Terminal	34
Figure 3.17: Real Radar Measurement Data	35
Figure 3.18: Block Design of Successful Data Transfer Implementation	36
Figure 3.19: Vitis C Code of Successful Data Transfer Implementation	37
Figure 3.20: FPGA Programmed Correctly, FPGA Display	39
Figure 3.21: Sending Data From Terminal to FPGA	39
Figure 3.22: Data Read From Terminal	40
Figure 3.23: Last Data Read From Terminal	40
Figure 3.24: Data Sent to FPGA	41
Figure 3.25: Data Read From Terminal	42
Figure 4.1: Raw GPR Image Collected from Target Object	45
Figure 4.2: Target Object Removed Clutter Image	45
Figure 4.3: Clutter (Object Removed) Image	46
Figure 4.4: RNMF Vitis Main C Code (1-38)	47
Figure 4.5: RNMF Vitis Main C Code (39-76)	48
Figure 4.6: RNMF Vitis Main C Code (76-105)	49
Figure 4.7: RNMF Algorithm Vitis C Code (rnmf_in.c)	49
Figure 4.8: Time Analysis Terminal Result	52
Figure 4.9: Target Data Removed Form Clutter by RNMF Algorithm	52
Figure 4.10: Clutter Data	53
Figure 5.1: Single Precision IEEE-754 Floating-Point Standard	55
Figure 5.2: Floating Point (7.1) IP	56
Figure 5.3: IP Package Type Selection	57
Figure 5.4: Naming the IP Packet	57
Figure 5.5: Configuring Interface Settings	58
Figure 5.6: Edit IP	58
Figure 5.7: Operation Selection	59
Figure 5.8: Selection of Precision of Input	59
Figure 5.9: Interface Options Settings	60
Figure 5.10: IP7 Main Verilog Code (1-27)	61
Figure 5.11: IP7 Main Verilog Code (27-46)	61

Figure 5.12: IP7 TestBench Verilog Code (1-27)	62
Figure 5.13: IP7 Main Verilog Code (27-46)	63
Figure 5.14: Simulation Results	63
Figure 5.15: Register Assignments	64
Figure 5.16: Register Assignments Module	64
Figure 5.17: Block Design of Project	66
Figure 5.18: Schematic of Project	67
Figure 5.19: Vitis C Code of Project	68

xiv

FPGA IMPLEMENTATION FOR ONSITE TARGET DETECTION WITH A LOW COST AND PORTABLE GROUND PENETRATING RADAR SYSTEM

SUMMARY

In recent years, the processing speed and processing capacity of images have become increasingly important in ground-penetrating radar technologies. Mobile radars developed for the detection of buried objects are of great importance for use in military and civilian life. For this reason, studies are being carried out for the ability to perform fast operations on radars.

In order to accelerate the image processing algorithms made in ground-penetrating mobile radar systems, applications such as optimizing the software are made, but they are insufficient. In order to make up for this shortcoming, in this project, one of the large matrix multiplications written for image processing has been designed to transfer to hardware. Thus, when the matrix multiplication part, which will provide communication between the FPGA and the SoC on it, is passed, a joint design of hardware and software has been made so that the multiplication process is performed much faster than the processor through the FPGA.

Since the software and hardware will work together for the mobile ground penetrating radar system, the Verilog hardware design language (HDL) was preferred on the Zedboard and FPGA, which is a Field Programmable Gate Arrays (FPGA) with System On-Chip (SoC) in the previous works of the project. The target image and the clutter are separated from each other by running the RNMF algorithm, which is a program written in C language using the Zynq-7000 processor. It has been observed that this decomposition is faster than using only the processor since it is done using FPGA.

DÜŞÜK MALİYETLİ,TAŞINABİLİR YERE NÜFUZ EDEN RADAR SİSTEMİ İLE YERİNDE ETKİN KARGAŞA GİDERME VE HEDEF TESPİTİ

ÖZET

Son yıllarda gelişen yere nüfuz eden radar teknolojilerinde görüntülerin işlenme hızı ve işlenme kapasitesi giderek önem kazanmıştır. Gömülü cisimlerin tespiti için geliştirilen mobil radarlar askeri ve sivil yaşamda kullanım için büyük bir önem taşımaktadır. Bu sebeple radarlar üzerinde hızlı işlem yapabilme kabiliyeti için çalışmalar yapılmaktadır.

Yere nüfuz eden mobil radar sistemlerinde yapılan görüntü işleme algoritmalarını hızlandırabilmek için yazılımların optimize edilmesi gibi uygulamalar yapılmakta ancak yetersiz kalmaktadır. Bu eksikliği giderebilmek için bu projede görüntü işleme için yazılmış olan büyük matris çarpımlarından birini donanıma aktarma tasarımı yapılmıştır. Böylece donanım ve üzerinde bulunan işlemci arasında haberleşme sağlanacak matris çarpım kısmına geçildiğinde çarpma işlemi Alan Programlanabilir Kapı Dizileri (FPGA) aracılığıyla işlemciden çok daha hızlı bir şekilde gerçekleştirilmesi için donanım ve yazılım ortak bir tasarım yapılmıştır.

Mobil yere nüfuz eden radar sistemi için yazılım ve donanım ortak çalışacağından dolayı projenin daha önceki çalışmalarında üzerinde System On-Chip (SoC) bulunan bir Alan Programlanabilir Kapı Dizileri (FPGA) olan Zedboard ve FPGA üzerinde Verilog donanım tasarlama dili (HDL) tercih edilmiştir. Zynq-7000 işlemcisi kullanılarak C dilinde yazılmış bir program olan RNMF algoritması çalıştırılarak hedef görüntü ve clutter birbirinden ayrıştırılmıştır. Bu ayrıştırmanın FPGA kullanılarak yapıldığından sadece işlemci kullanılarak yapılana göre daha hızlı olduğu gözlemlenmiştir.

1. INTRODUCTION

1.1 About the Project

This report is the report of the senior design project named "FPGA Implementation for On-Site Target Detection with a Low Cost and Portable Ground Penetrating Radar System" and describes the work done within the scope of the senior design project. The project, which is within the scope of the TUBUTAK 1001 Supporting Scientific and Technological Research Projets, covers the on-site detection of buried objects with the ground penetrating radar system. However, this graduation project includes the part of the TUBITAK project, where the radar data read from buried objects is simultaneously read, transferred to the ZedBoard development board and processed on the processor to obtain clutter-free data.

The first part of this report includes the Vivado Program used throughout the project, the Vitis IDE where C codes are written and compiled, the ZedBoard which is the development board used, the Zynq-7000 SOC, and the tutorial on creating projects, developing and testing C code.

The second part of this report deals generally with reading data from ground penetrating radar. In this context, UART serial communication protocol, accessing and configuring the UART protocol on ZedBoard, testing the simple Hello World application that tests the card is working, tried and unsuccessful applications to read data from the radar with the UART serial communication protocol, and finally, successful with the UART serial communication protocol from the radar. The application that enables data to be read will be explained.

The third part of this report covers the removal of clutter from the data by processing the data read from the ground penetrating radar with the RNMF algorithm. In this section, the RNMF algorithm, GPR image, literature review on previous studies in these areas and the execution of the C code of the RNMF algorithm written in the Vitis interface on the block design designed in the Vivado program will be explained. The fourth part of this report is generally about the hardware implementation of the software implemented RNMF algorithm. In this section, Vivado CUSTOM IP design, block diagram used in the project and Vitis code of the project will be explained. The final section of this report deals with realistic constraints, conclusions and recommendations. In this section, the application areas of the study, realistic design constraints, the cost of the project, the standards for which the project is suitable, the social, environmental and economic impacts of the project, health and safety risks, the implications of the project and suggestions for the future will be explained.

1.2 Purpose of Project

Ground penetrating radar system is a widely used method for finding buried nonmetallic objects. Existing and modeled methods for detecting and classifying buried objects require data from multiple targets. In order to detect the buried target object, it is necessary to separate the clutter in the radar image from the target object.

This project covers the first phase of the TUBITAK project, which is being studied for the detection of buried objects, and the application of clearing up the confusion. With this graduation project aimed to:

- simultaneous reading of the data from the radar in the correct format,
- Implementation of the RNMF (Robust Nonnegative Matrix Factorization) algorithm previously performed on Matlab in the C language and Vitis interface of the read data
- Accelerating the project by hardware implementation of the implemented RNMF algorithm

1.3 Project Steps

In this section, the operations carried out during the project will be explained.

First, a literature search was conducted on the RNMF algorithm and GPR image to be used in the project. Then, a test code was written to prove that the ZedBoard development board works correctly. With the test code, the sentences "Hello World" and "Successfully ran Hello World application" were observed from the terminal, it was ensured that the card was working correctly. In the first stage of data acquisition, it was requested to take the data online. However, because the ZedBoard development board works with the Linux operating system, but the computer we use has the Windows operating system, positive results could not be obtained. Afterwards, it was decided by our advisor to transfer the data offline. For this, the working logic of the UART serial communication protocol was investigated. Block design was created in Vivado for data transfer. Various block designs and C codes were tried until the data was read correctly. These applications are described in detail in Chapter 3. The Zynq-7000 processor was added to the created design. At this stage, based on the architectural design of the Zynq-7000 chip, it has been learned that the card can communicate with the UART protocol directly over the Multi Input-Output (MIO) ports. Then it is configured so that the UART protocol can work in the Vitis interface. The data in the text file has been read successfully with the UART protocol. However, since the data from the radar is in exponential form, it is not in a format suitable for processing. Since these data are read from the text file in string form, operations related to clutter removal could not be performed. Accordingly, the data format needs to be regulated in order to process the data. Since the data is in double format in the RNMF code, the data received as strings are converted to double type. However, since the function used at this stage limits the number of data received, the data is converted to float data type. This section has been completed by taking the data transfer in the correct format. After the data is received in the correct format, the RNMF algorithm reads the data from the text file via the terminal, not as a constant, in the Vitis interface. Since the most repeated operations of this algorithm are matrix multiplication and subtraction, this part is implemented on hardware. Thus, the operation of the code is shortened in time. In the hardware part, IP Floating Point Integrator has been added, which performs multiplication and subtraction of floating-points. These IPs were instantiated and the main code was written. After the testbench code was written to test the system, it was observed that the design worked correctly in the simulation. Then the custom IP is packed. A block design consisting of Zynq-7000 and custom IP was created. After the design was synthesized, implemented and the bitstream file was produced, exported hardware. Next, a new platform is created by importing the hardware file into the Vitis interface. The main code is implemented by calling the hardware-customized registers within the appropriate functions in the header file.

2. BASIC INFORMATION AND CONCEPTS

Field-Programmable Gate Arrays (FPGAs) are pre-fabricated silicon devices that can be electrically programmed to become almost any kind of digital circuit or system [1]. A field-programmable gate array (FPGA) is an integrated circuit that can be programmed or reprogrammed to the required functionality or application after manufacturing. They are formed by a two-dimensional array of programmable logic cells and managed switches. Logic cells can be configured to implement a function and with connections between programmable keys and logic cells can be established to make new configurations. Digital hardware is implemented by programming logic cells and switches in this way. Important characteristics of field-programmable gate arrays include lower complexity, higher speed, volume designs and programmable functions. After the circuit is designed and synthesized using hardware description languages such as Verilog, Very High-Speed Integrated Circuit Hardware Description Language (VHDL), the data string containing the desired logic cell and switch configuration is embedded in the FPGA with the help of a cable. They provide a number of compelling advantages over fixed-function Application Specific Integrated Circuit (ASIC) technologies such as standard cells [2]. It is cheaper to produce than ASIC structures and takes less time to prepare circuits. In addition, the feature of being programmable again and again gives the opportunity to make new additions for the developers, and also provides an opportunity to fix the errors. FPGAs consist of an array of programmable logic blocks, including general logic, memory and multiplier blocks, digital signal processing blocks, of potentially different forms, surrounded by a programmable routing fabric that enables programmable interconnection of blocks. In FPGA, the "programmable" concept means an ability to program a feature into the chip after completion of silicon manufacturing. This customization is made possible by the programming technology, which is a method that can cause a change in the behavior of the pre-fabricated chip after fabrication, in the "field," where system users create designs. Thus, chips produced in a single type can be programmed and used for many different purposes.

2.1 Xilinx Vivado Environment General Information

Xilinx Vivado Environment is an interface software used to program FPGAs developed by Xilinx company [3]. This package, which includes many programs that enable to make block-level design, facilitate the packaging of the designed hardware, design hardware over Matlab, turn the code written according to a certain rule with 11 the C language into hardware, this package has managed to become a great solution in FPGA design by eliminating the errors and accelerating as the updates arrive [4]. Thus, Xilinx has provided great convenience to designers by collecting solutions from many areas with Vivado in one package. Vivado's 2020.2 version, was used in this project with the licensed by Istanbul Technical University (ITU). Since the design will be run with a processor in this project to run the RNMF algorithm, the Vitis tool has been installed with Vivado.

The Verilog language is a language used for designing a digital system like a microprocessor or a flip-flop. It supports a design at many levels of abstraction like: behavioral level, register-transfer level, gate level. It provides the digital system designer with the ability to define a digital system at a wide range of abstraction levels, while at the same time providing access to computer-aided design software to help in the design process at these levels. Structurally similar to the C language will be preferred in digital system design [5].

2.2 Vitis IDE General Information

This research work employs a Xilinx ZedBoard Xynq-7000 SoC series FPGA, which can enable to combine embedded software programmability of an existing ARM processor with programmable FPGA. In this FPGA has a dual core ARM Cortex A9 processor which is the main material to write a software program to the board. FPGAs programmable logic parts consists of several Block Random Access Memories (BRAMs), Digital Signal Processing (DSP) blocks, programmable I/O pins, configurable logic blocks, transceivers and Analog to Digital converters, AXI interconnects that connecting FPGA and processor [9]. Xilinx Vitis environment is an software interface used to program SoCs on the FPGA with C and/or C++ language. Vitis IDE is a complete set of graphical and command-line developer tools that include the Vitis compilers, analyzers, and debuggers to build applications, analyze

performance bottlenecks, and debug accelerated algorithms, developed in C, C++, or OpenCLTM APIs. Vitis is for writing software to run in an FPGA and is the combination of a couple of different previous Xilinx tools, including what was Xilinx SDK, Vivado High-Level Synthesis (HLS), and SDSoC. The functionality of each of these is now merged together under Vitis. Writing a C/C++ code to run on a processor in a design which is created in Vivado. This code ends up being partially used to configure and control elements of the hardware design – it's easier to rebuild, tweak, and debug on the Vitis IDE than the hardware portion is. Vitis is used to write C/C++ codes on IPs on a previously created block design in Vivado and perform operations on them. It is a platform that takes some I/O pins built-in and accelerates certain data processing functions through software by placing them in hardware with software languages such as C/C++.

2.3 ZedBoard Development Kit General Information

The ZedBaord Development Kit is a low cost, complete, ready to use digital circuit development platform based on the Xilinx Zynq-7000 all programmable SoCs XC7Z020-CLG484 tightly coupled dual core ARM Cortex A9 processors. [6] Target



Figure 2.1: ZedBaord Development Kit

applications include video processing, software acceleration and general Zynq-7000 prototyping. Zedboard Development Kit is optimized for high performance logic and offers more capacity, higher performance and more DSP blocks than earlier designs. The apperance of the Zedboard Zynq-7000 ARM/FPGA SoC Development board can be seen in Figure 2.1 [6]

The features of the Zedboard device can be listed as follows:

- Xilinx Zynq-7000 all programmable SoC XC7Z020-CLG484
- Dual-core ARM CortexTM-A9 processor
- DDR3 512 MB
- Quad-SPI Flash 256 MB
- On-board USB-JTAG Programming
- Ethernet 10/100/1G
- USB OTG 2.0 and USB-UART
- Oscillator 33.333 MHz (PS), 100 MHz (PL)
- 128x32 OLED Display
- 12V 5A AC/DC regulator
- Logic Level 3.3V
- 85k logic cells
- Around 1.3 million ASIC gates
- 53.200 look-up tables (LUT)
- 106.400 flip-flops
- 560 kB of BRAM organized to 140 units, each containing 2048 by 18-bit storage
- 220 DSP slices (Multiplier-Accumulator) organized to 18 x 25
- 276 GMACs
- USB-UART Bridge
- 8 user LEDs
- 8 user Switches
- SD Card connector
- Digilent USB-JTAG port for FPGA programming and communication

2.4 Zynq-7000 All Programmable System on Chip

System on Chip (SoC) is an integrated electronics circuits which is made up with one base layer contains all peripherals, inputs/outputs, pins, analog/digital converters etc. at the substrate level. SoC is a hardware platform for different modules so they can with each other effectively and efficiently [7]. SoC includes almost all electronics and computer architecture system in a one base layer. Depending on the design, functions such as signal processing, wireless communication, artificial intelligence can be implemented in a system reduced to a chip size.



Figure 2.2: Zynq-7000 All Programmable SOC

The features of the Zynq-7000 SoC device can be listed as follows:

- Zynq-7000 devices are equipped with dual-core ARM Cortex-A9 processors integrated with 28nm Artix-7 or Kintex®-7 based programmable logic for excellent performance-per-watt and maximum design flexibility.
- Up to 6.6M logic cells
- Offered with transceivers ranging from 6.25Gb/s to 12.5Gb/s

- Zynq-7000 devices enable highly differentiated designs for a wide range of embedded applications including multi-camera drivers assistance systems and 4K2K Ultra-HDTV.
- MCU, FPGA architecture
- Dual ARM® Cortex®-A9 MPCoreTM with CoreSightTM Core Processor
- 256 KB ram size
- DMA peripherals
- CANbus, EBI/EMI, Ethernet, I²C, MMC/SD/SDIO, SPI, UART/USART, USB OTG connections
- 766 MHz speed
- ArtixTM-7 FPGA, 85K Logic Cells
- 130 I/O Pins [13]

The apperance of the Zynq-7000 ARM/FPGA SoC can be seen in Figure 2.2 [8]

2.5 Vivado Tutorial

In this section, the stages of creating a project in Vivado, transitioning to Vitis Integrated Development Environment (IDE) environment, creating a project in Vitis Integrated Development Environment will be explained.

Firstly, the Vivado program is opened and the "Create a New Project" option is clicked to create a new project.



Figure 2.3: Creating a New Project

The new project is given a name and saved under the C folder on the computer and in a folder with a user name that does not contain Turkish characters.

A New Project	>
Project Name Enter a name for your project and specify a directory where the project data files will be stored.	4
Project name: uart_project	8
Project Location: C:/Users/cisem	⊘ …
Create project subdirectory	
Project will be created at: C:/Users/cisem/uart_project	

Figure 2.4: Naming the Project

The project type is selected as it does not contain the Register Transfer Level (RTL) project and resources.



Figure 2.5: Determining the Project Type

Since the project will be carried out on the Zedboard Development card, the card to be worked on has been selected as the ZedBoard Zynq Evaluation and Development Kit from the Boards section at this stage. Then, the project opening process was completed by clicking the Finish button on the page that opened [9].

arts Boards								
eset All Filters							Install/Updat	
ndor: All 🗸	Name: All			~	Board	Rev: Latest		
earch: Q. V								
Display Name	Preview	Vendor	File Version	Part	I/O Pin Count	Board Rev	Available IOBs	LUT EI
Alpha-Data ADM-PCIE-7V3		alpha-data.com	1.1	xc7vx690tffg1157-2	1157	1.0	600	43320
Kintex-Ultrascale Alphadata board	1	alpha-data.com	1.0	xcku060-ffva1156-2-e	1156	1.0	520	33168
Nexys4 DDR		digilentinc.com	1.1	xc7a100tcsg324-1	324	C.1	210	63400
Zedboard		digilentinc.com	1.0	xc7z020clg484-1	484	D.3	200	53200
ZedBoard Zynq Evaluation and Development Kit Add Companion Card Connections	(@)	em.avnet.com	1.4	xc7z020clg484-1	484	d	200	53200
Artix-7 AC701 Evaluation Platform	LINE ROOM				(7)		100	13460

Figure 2.6: Selecting the Card to Use

Since the block design is being worked on in the created project, a new block design is opened from the Intellectual Property (IP) Integrator section.



Figure 2.7: Creating the Block Design

For the block design, the name is given in accordance with the project.

PROJECT MANAGER - uart_project				? ×
Sources	? _ 🗆 🖾 ×	Project Summary		? 🗆 🖾 X
Q 素 ♦ + ☑ ● 0	•	Overview Dashboard		
Design Sources Design Sources Design Sources Simulation Sources instruction Sources			rt_project Users/cisem/uart_project	Î
Cutility Sources Hierarchy Libraries Compile Order Properties	A Create Block Design Please specify name of blo	x	g-7000 Board Zyng Evaluation and Development Kit (xc7z020clg484-1) defined log	
	Design name: desi	gn_uart 🛛 🛇	eu	
Select an object to see properties		Cancel	ard Zyng Evaluation and Development Kit net.com:zed:part0:1.4	

Figure 2.8: Naming the Block Design

First, the processor to be worked on is added to the block design. Since the processor for this project is ZYNQ, the name of the processor is added to the design by typing the ADD IP button shown in the figure.

Sources Design × Signals Board	? _ 🗆 🖾	Diagram	? 🗆 🖒 X
Q <u>¥</u> ⅓	٥	ା ଲା ଲା ଲୋ ଲୋ ଲୋ ଲୋ ଲୋ ଲୋ ଲୋ ଲୋ ଲୋ ଲୋ ଲୋ ଲୋ ଲୋ	0
design_uart			
		Search: Q: zynq (1 match)	
		ZYNQ7 Processing System	
Properties	? _ O Ľ X	sign is empty. Press the \pm button to add IP.	
roperties	+ + •		
Select an object to see prope	rties		
Ci Console × Messages Log Reports	Design Runs		? _ 0 0
Q			

Figure 2.9: Adding the Processor

When Run Block Automation is clicked, the screen shown in Figure 2.10 opens. After the settings are selected as in the figure, the connections of the processor are completed automatically.



Figure 2.10: Making Automatic Connections of the Processor

🝌 Run Block Automation		×
Automatically make connections in your design by	y checking the boxes of the blocks to connect. Select a block on the left to display its configuration options on the right.	4
Q ★ ♦	Description	
	This option sets the board preset on the Processing System. All current properties will be overwritten by the board prese This action cannot be undone. Zynq7 block automation applies current board preset and generates external connections for FIXED_IO, Trigger and DDR interfaces.	
	NOTE: Apply Board Preset will discard existing IP configuration - please uncheck this box, if you wish to retain previous configuration.	
	Instance: /processing_system7_0 Options	
	Make Interface External: FIXED_IO, DDR Apply Board Preset:	
	<u>C</u> ross Trigger In: Disable ♥ Cross Irigger Out: Disable ♥	
?	ОК Саг	icel

Figure 2.11: Customizing the Processor

After the block design is completed, the HDL Wrapper file is generated from the block diagram created by right-clicking on the "Sources" section. Thus, the project part in the Vivado interface is completed and the transition to the Vitis IDE is made.

<u>F</u> ile <u>E</u> dit F <u>l</u> ow	<u>T</u> ool	s Rep <u>o</u> rts <u>W</u> indow La <u>v</u> out	<u>V</u> iew <u>H</u> elp	Q- Quick Access
	r	Validate Design	F6	<u>%</u> Ø 🔀
FlowNavigator		Create and Package New IP		
✓ PROJECT MANAGEF		Create Interface Definition		Board ? _ 🗆 🖸
Settings		Enable Dynamic Function eXchange		
Add Sources		Run Tcl Script		\$
Language Templa		Property Editor	Ctrl+J	
₽ IP Catalog		Associate EL <u>F</u> Files		gn_2_wrapper.v) (1)
T II Oddalog		Generate Memory Configuration File		
✓ IP INTEGRATOR		Compile Simulation Libraries		
Create Block Desi		XHub Stores		
Open Block Desig		Custom Commands	F	
Generate Block D		Launch Vitis IDE		
Export Platform	Q	Language <u>T</u> emplates		
_	•	Settings		
✓ SIMULATION				

Figure 2.12: Transitioning to the Vitis Platform

When transitioning from Vivado to Vitis Platform, a new platform project is created to write code under the created workspace.

✔ hello-world-denemesi - Vitis IDE File Edit Search Xilinx Project Window Help			- 🗆 X
VITIS.			
	VITIS		
	IDE		
	PROJECT	PLATFORM	RESOURCES
	Create Application Project	Add Custom Platform	Vitis Documentation
	Create Platform Project		Xilinx Developer
	Create Library Project		
	Import Project		

Figure 2.13: Creating a New Application Project

A new workspace is created and named with an appropriate name under the C folder.

💊 Vitis IDE Launcher	\times
Select a directory as workspace	
Vitis IDE uses the workspace directory to store its preferences and development artifacts.	
Workspace: C:\Users\hp\Desktop\hello-world-denemesi	
Use this as the default and do not ask again	
Restore other Workspace	
▼ Recent Workspaces	
furkan ert	
<u>Yeni klasör (2)</u>	
<u>vitis yeni</u>	
<u>data-transferi</u>	
workspace uart ps	
deneme 02082022	
rnmf in test	
silinecek test	
<u>veni-1</u>	
<u>zedboard-deneme</u>	
Launch Cancel	

Figure 2.14: Creating a New Workspace on the Vitis Platform

The HDL Wrapper file created during the block design phase is added to the platform for the code to work properly in the block design. This file is under the folder where the block design was created before.

Please select a platform to creat	e the project				i
Please select a platform to creat	e the project				
Create a new platform from	hardware (XSA) Select a platform from r	epository			
Hardware Specification					-
Provide your XSA f	ile or use a pre-built board description				1
zc702					^
XSA File: zc706 zcu102					Browse
zcu102 zcu106					
zed					~
L					
Create Platform from XSA					
Bu bila	isayar → Masaüstü → hello-world-denemesi	`	~	ې م ا	llo-world-denemesi kla
	sayar + masaasta + neno mona denemesi			0 /= 110	
Düzenle 🔻 Yeni klasör					🎫 👻 🛄
	^ Ad	Değiştirme tarihi	Tür	Boyut	
	Ad Ad	Değiştirme tarihi 11.09.2022 01:15	Tür Dosya klasörü	Boyut	···· •
🕂 İndirilenler	Ad			Boyut	I ≣ ▼ II
 İndirilenler TUBITAK-bitirme Yeni klasör 	Ad	11.09.2022 01:15	Dosya klasörü Dosya klasörü	Boyut	
Indirilenler TUBITAK-bitirme	Ad	11.09.2022 01:15 11.09.2022 01:04	Dosya klasörü	Boyut	
 İndirilenler TUBITAK-bitirme Yeni klasör 	Ad metadata proje_hello_world.cache proje_hello_world.gen proje_hello_world.hw	11.09.2022 01:15 11.09.2022 01:04 11.09.2022 00:58	Dosya klasörü Dosya klasörü Dosya klasörü Dosya klasörü	Boyut	
 Indirilenler TUBITAK-bitirme Yeni klasör Dropbox OneDrive - Personal 	Ad metadata proje_hello_world.cache proje_hello_world.gen proje_hello_world.hw proje_hello_world.hw	11.09.2022 01:15 11.09.2022 01:04 11.09.2022 00:58 11.09.2022 00:54	Dosya klasörü Dosya klasörü Dosya klasörü Dosya klasörü Dosya klasörü	Boyut	
 Indirilenter TUBITAK-bitirme Yeni klasor Dropbox OneDrive - Personal Belgeler 	.metadata proje_hello_world.cache proje_hello_world.gen proje_hello_world.hw proje_hello_world.runs	11.09.2022 01:15 11.09.2022 01:04 11.09.2022 00:58 11.09.2022 00:54 11.09.2022 01:04	Dosya klasörü Dosya klasörü Dosya klasörü Dosya klasörü Dosya klasörü Dosya klasörü	Boyut	
 Indirilenler TUBITAK-bitirme Yeni klasör Dropbox OneDrive - Personal 	Ad metadata proje_hello_world_cache proje_hello_world_me proje_hello_world_hw proje_hello_world_russ proje_hello_world_russ	11.09.2022 01:15 11.09.2022 01:04 11.09.2022 00:58 11.09.2022 00:54 11.09.2022 01:04 11.09.2022 01:06	Dosya klasörü Dosya klasörü Dosya klasörü Dosya klasörü Dosya klasörü Dosya klasörü Dosya klasörü	Boyut	
 Indirilenter TUBITAK-bitirme Yeni klasor Dropbox OneDrive - Personal Belgeler 	Ad .metadata proje_hello_world.cache proje_hello_world.hw proje_hello_world.hw proje_hello_world.nuns proje_hello_world.sim proje_hello_world.sim	11.09.2022 01:15 11.09.2022 01:04 11.09.2022 01:04 11.09.2022 00:54 11.09.2022 01:06 11.09.2022 01:06 11.09.2022 00:54 11.09.2022 00:58	Dosya klasörü Dosya klasörü Dosya klasörü Dosya klasörü Dosya klasörü Dosya klasörü Dosya klasörü	Boyut	
Indirilenter UBITAK-bitirme Veni klasör Uropbox OneDrive - Personal Belgeler Bu bilgisayar	Ad metadata proje_hello_world.cache proje_hello_world.pen proje_hello_world.hw proje_hello_world.ip_user_files proje_hello_world.sim proje_hello_world.sim proje_hello_world.sim	11.09.2022 01:15 11.09.2022 01:04 11.09.2022 00:58 11.09.2022 00:54 11.09.2022 01:06 11.09.2022 01:06 11.09.2022 00:54 11.09.2022 00:54 11.09.2022 01:15	Dosya klasörü Dosya klasörü Dosya klasörü Dosya klasörü Dosya klasörü Dosya klasörü Dosya klasörü Dosya klasörü		
Iudinienier UBITAK-bitirme Yeni klasor S Dropbox OneDrive - Personal Belgeler Ubigisayar S D Nesneler B bl Nesneler B elgeler	Ad .metadata proje_hello_world.cache proje_hello_world.hw proje_hello_world.hw proje_hello_world.nuns proje_hello_world.sim proje_hello_world.sim	11.09.2022 01:15 11.09.2022 01:04 11.09.2022 01:04 11.09.2022 00:54 11.09.2022 01:06 11.09.2022 01:06 11.09.2022 00:54 11.09.2022 00:58	Dosya klasörü Dosya klasörü Dosya klasörü Dosya klasörü Dosya klasörü Dosya klasörü Dosya klasörü	Boyut 370 KB	2
Indirilenter UBITAK-bitirme Veni klasor Torika-Dersonal Belgeler Bu bilgisayar D Nesneler Belgeler Indirilenter	Ad metadata proje_hello_world.cache proje_hello_world.pen proje_hello_world.hw proje_hello_world.ip_user_files proje_hello_world.sim proje_hello_world.sim proje_hello_world.sim	11.09.2022 01:15 11.09.2022 01:04 11.09.2022 00:58 11.09.2022 00:54 11.09.2022 01:06 11.09.2022 01:06 11.09.2022 00:54 11.09.2022 00:54 11.09.2022 01:15	Dosya klasörü Dosya klasörü Dosya klasörü Dosya klasörü Dosya klasörü Dosya klasörü Dosya klasörü Dosya klasörü		
Indirilenter UBITAK-bitirme Veni klasor Vongbox OneDrive - Personal Belgeler Bu bilgisayar BD Nesneler Belgeler Indirilenter Indirilenter Masadatu	Ad metadata proje_hello_world.cache proje_hello_world.pen proje_hello_world.hw proje_hello_world.ip_user_files proje_hello_world.sim proje_hello_world.sim proje_hello_world.sim	11.09.2022 01:15 11.09.2022 01:04 11.09.2022 00:58 11.09.2022 00:54 11.09.2022 01:06 11.09.2022 01:06 11.09.2022 00:54 11.09.2022 00:54 11.09.2022 01:15	Dosya klasörü Dosya klasörü Dosya klasörü Dosya klasörü Dosya klasörü Dosya klasörü Dosya klasörü Dosya klasörü		
Indirilenler UBITAK-bitirme Veni klasor Croke Aersonal Belgeler Ubilgiayar Ubilgiayar Doebler Bo Doebler Indirilenler Indirilenler Moseaustu	Ad metadata proje_hello_world.cache proje_hello_world.pen proje_hello_world.hw proje_hello_world.ip_user_files proje_hello_world.sim proje_hello_world.sim proje_hello_world.sim	11.09.2022 01:15 11.09.2022 01:04 11.09.2022 00:58 11.09.2022 00:54 11.09.2022 01:06 11.09.2022 01:06 11.09.2022 00:54 11.09.2022 00:54 11.09.2022 01:15	Dosya klasörü Dosya klasörü Dosya klasörü Dosya klasörü Dosya klasörü Dosya klasörü Dosya klasörü Dosya klasörü		2

Figure 2.15: Embedding the Block Design in the Project

Since the data will be received and processed in an offline environment, the operating system setting is selected as standalone. In the processor part, the cortexa9_0 part continues to work without making any changes.

		orm from hardware (XSA) 🔚 Select a platform from repository	
Hardware	Specifica		_
		hp\Desktop\hello-world-denemesi\tasarim_hello_world_wrapper.xsa	
	vck190 vmk180		
	zc702		
XSA File:	zc706 zcu102		Browse
	zcu102 zcu106		
	zed		
	C:\Users\	hp\Desktop\hello-world-denemesi\tasarim_hello_world_wrapper.xsa	
Specify th Operating	g system:	or the initial domain to be added to the platform. More domains can be after the platform is created by double clicking the platform.spr standalone	ïle
Specify th Operating Processor	e details f 9 system: :	or the initial domain to be added to the platform. More domains can be after the platform is created by double clicking the platform.spr standalone	
Specify th Operating Processor Processor Con Ch Boot con	e details f 3 system: 	or the initial domain to be added to the platform. More domains can be after the platform is created by double clicking the platform.spr standalone	
Specify th Operating Processor Processor Con Ch Boot con	e details f 3 system: 	or the initial domain to be added to the platform. More domains can be after the platform is created by double clicking the platform.spr standalone	

Figure 2.16: Adjusting the Block Design on Vitis

After adding the platform to work on, a draft suitable for the project is selected. This draft can be selected as an empty C draft, as well as a Hello World draft. In this project, the Hello World draft was chosen and Vitis code was written. In this draft, it is easier to implement because the platform header file is compact.

Vew Application Project						×
Templates						•••
Select a template to create your project.						
Available Templates:						
Find:	⊨ ₽	Hello World	1			
✓ SW development templates		Let's say 'He	llo World' in C.			
Dhrystone						
Empty Application						
Empty Application (C++)						
Hello World						
IwIP Echo Server						
IwIP TCP Perf Client						
IwIP TCP Perf Server						
IwIP UDP Perf Client						
IwIP UDP Perf Server						
Memory Tests						
OpenAMP echo-test						
OpenAMP matrix multiplication Demo						
OpenAMP RPC Demo						
Peripheral Tests						
RSA Authentication App						
Zynq DRAM tests						
Zynq FSBL						
?		< Back	Next >	Finish	Ca	ncel

Figure 2.17: Adding New Platform Template

By pressing the Finish button, the new project (Figure 2.18) is opened successfully. After that, a new C project is opened under the src folder and the projects are carried out.

		_	
workspace_1712 - hello-world-denemesi/src/helloworld.c - Vitis IDE File Edit Search Xilinx Project Window Help		- 0	×
	*	् 💽 Design	蓉 Debu
Explorer 🛛 🛛 🖼 🕯 🖓 🗖	≚ hello-world-denemesi_system St hello-world-denemesi (≧ helloworld.c ≅	Cutine 2	
 Televondel-deemeel.gstefn [unt_l_wagper] @ Includes: @ Includes: @ Includes: @ Includes: @ Includes: @ Includes: @ Includes: @ Includes: @ Includes: @ Includes: @ Includes: @ Includes: @ Includes: @ Includes: @ Includes: @ Includes: @ Includes: @ Includes: @ Includes: @ Includes: @ Includes: @ Includes: @ Includes: @ Includes: @ Includes: @ Includes: @ Includes: @ Includes: @ Includes: @ Includes: @ Includes: @ Includes: @ Includes: @ Includes: @ Includes: @ Includes: 	<pre>33 33 33 34 34 34 34 34 34 34 34 34 34 3</pre>	 ■ Pa Ne v² ■ station ■ platform ■ platform ■ subject th ■ main(): int 	• ₩. 5
Ausstant II E II: 0 % 0 % [= 0 C III: 0 % 0 % [= 0 C III: 0 % 0 % [= 0 C III: 0 % 0 % [= 0 C III: 0 % 0 % 0 % [= 0 C III: 0 % 0 % 0 % 0 % 0 % 0 % 0 % 0 % 0 % 0	<pre>47 47 48 #include "platform.h" 53 #include "rightform.h" 53 52 53 #include "rightform(); 54 (init_platform(); 55 print("Hello MorldAnplication"); 56 print("Hello MorldAnplication"); 57 print("Hello MorldAnplication"); 58 print("Hello MorldAnplication"); 59 return 0; 50 clude 51 clude 52 clude 52 clude 53 clude 53 clude 54 clude 55 clude 5</pre>	v	



3. IMPLEMENTATION of APPLICATIONS on FPGA

3.1 UART Serial Communication Protocol

UART is a type of serial communication protocol in which data is transmitted and received one bit at a time over a single communication line or channel. It stands for Universal Asynchronous Receiver Transmitter, and it allows devices to transmit and receive data asynchronously (without a fixed clock rate). This means that the sender and receiver do not need to be precisely synchronized in order to communicate. UART is commonly used in embedded systems and in communication between computers and devices, such as printers, keyboards, and mice.

UART uses a combination of a start bit, which signals the start of a transmission, and a stop bit, which signals the end of a transmission, to enable the receiver to synchronize with the sender and accurately receive the data. UART also allows for the use of parity bits, which can be used for error detection.

High dependability and a long transmission distance are benefits of asynchronous serial communication. A UART is frequently used in data communications and control systems because it enables full-duplex communication in serial communications. Consequently, it is frequently utilized in data interchange between peripherals and processor. By adding a few more control bits and utilizing a shift register, the UART transfers data from parallel to serial on the transmitter side and back again on the reception side. The UART appears as an 8-bit write-read parallel interface on the other end [20].

To perform full-duplex data transfer with a basic UART, just two signal lines—one for receive and one for transmit—are required. To regulate the UART receive and transmit, a local clock signal that is significantly faster than the baud rate is generated using a baud rate generator. The serial signals are received at RXD by the UART receiver block, which transforms them to parallel data. Bytes are converted into serial bits using the basic frame format by the UART transmitter block, which then sends those bits across the TXD line. The data line's high logic state is present while the transmitter is not in use. A "Start Bit" is inserted to a beginning of every word that is

to be communicated if the UART is activated for transmission. The start bit is used to compel the clock in the peripheral receiver to synchronize with the clock in the transmitter and to notify the peripheral receiver that such a word containing data is going to be delivered. Following the transmission of the start bit, the specific data bits of a word are. The receiver sampling at the wire roughly halfway through to the period given to each bit to identify whether it is a "1" or a "0". Each bit is broadcast for the exact same amount of time as all the previous bits. The transmitters add a parity bit that was created in the transmitter module once the complete data word has been sent. If the transmitter delivers another frame, the new word's Start bit can be transmitted as soon as the preceding word's stop bit is sent [10].



Figure 3.1: UART Data Frame Format [Y*]

3.2 Architectural Design of Zynq-7000

In this project, the data received from the ground penetrating radar must be transferred to the FPGA for processing. UART serial communication protocol is used for data transfer. Therefore, ZedBaord's UART connections must be made. In line with the researches, it has been seen that it can be done directly from the Multi Input-Output inputs of the zynq-7000 without the need for special IPs such as UART_LITE or UART_PS to communicate with the UART. The architectural design of the Zynq-7000 chip is given in Figure 3.2.



Figure 3.2: Architectural Design of the Zynq-7000 Chip [11]
Therefore, Multi Input-Outputs are used to communicate with UART. Zedboard's UART/USB port is accessed via MI48 and MIO_49 pins. Thus, MIO48 and MIO49, which are related to the UART, are activated.

VNQ7 Processing Sy	ets 🕒 IP Location 🏼 🕸 Im	nport XPS Settings							4
Page Navigator —	MIO Configuration							Summary R	eport
Zynq Block Design	Bank 0 I/O Voltage LVC	CMOS 3. 🗸	Bank 1	/O Voltage LVCM	OS 1. 🗸				
PS-PL Configuration	€ Q ¥ €	•4 0							
Peripheral I/O Pins	Search: Q-								
MIO Configuration	Peripheral	ю	Signal	IO Type	Speed	Pullup	Directi	Polarity	
_	> 🗌 ENET 1								-
Clock Configuration	> 🕑 USB 0	MIO 28 39	~						
DDR Configuration	USB 1								
SMC Timing Calculation	> 🗹 SD 0	MIO 40 45	~						- 1
	> 🗌 SD 1								- 1
Interrupts	> UART 0								- 1
	> 🗹 UART 1	MIO 48 49	~						- 1
	I2C 0								- 1
	🗌 I2C 1								- 1
	> 🗌 SPI 0								
	> 🗌 SPI 1								
	> 🗌 CAN 0								
									~

Figure 3.3: UART Access of Zynq-7000 Chip [11]

3.3 Hello World Application

First, we checked whether the ZedBoard development board we used in the project is working. This basic project is one of the testing program that shows us we can access FPGA and write a C/C++ code in the ARM processor core. For this, we created a simple block design and wrote a test code. We did the creating the project in the Vitis interface and block design according to the steps given in section 2.4. Only the Zynq-7000 processor has been added to the block design. As shown in Section 3.2, the UART port of the Zynq-7000 processor was accessed from the Multi Input-Output port. Therefore, the block design given in figure 3.4 was sufficient for the test



Figure 3.4: Hello World Test Application Block Design

application. The designed block design has been validated by automatically. Block design was designed in Vivado interface and translated into hardware language. After the HDL Wrapper file is produced from the block diagram, synthesis, implementation and bitstream file production processes are performed respectively. Finally, the hardware platform created is exported and a file is produced in xsa format and the hardware design is completed in the Vivado program. Later, the prepared hardware platform was added to the Vitis interface, which is Vivado's software tool, in XSA

format. A new workspace is created on the Vitis platform and a Hello World template project is created. The code in Figure 3.5 is the C code written for testing.

```
330 /*
34
   * helloworld.c: simple test application
35
36
    * This application configures UART 16550 to baud rate 9600.
37
    * PS7 UART (Zyng) is not initialized by this application, since
38
    * bootrom/bsp configures it to baud rate 115200
39
40
    * _____
41
    * UART TYPE BAUD RATE
                                                *
42
    *
      uartns550 9600
43
      uartlite Configurable only in HW design
ps7_uart 115200 (configured by bootrom/bsp)
    *
44
    *
45
    */
46
47
48 #include <stdio.h>
49 #include "platform.h"
50 #include "xil printf.h"
51
52
53⊖ int main()
54 {
55
       init_platform();
56
57
       print("Hello World\n\r");
       print("Successfully ran Hello World application");
58
59
       cleanup_platform();
60
       return 0;
61
   }
62
```

Figure 3.5: Hello World Test Application C Code

With the #include<stdio.h> line, the general C library is included so that the general functions in the project can work. The #include"platform.h" line has been added to enable Hello World test application to work on block design. The #include"xil_printf.h" line is used in the project to write data to the terminal. In the main code part, the platform on which the application will run is initialized with the init_platform() command. Then, the expressions to be observed in the terminal are

given in the print() function. The platform used is released with the cleanup_platform() command and the code is terminated.



Figure 3.6: Making Hello World Project UART Communication Settings

During the communication of UART with Zedboard, the port to which it is connected on the computer is selected. Data settings are selected by default. The data to be sent

is set to 8 bits long, 1 bit set to stop bit, and no parity bit (Digilent,2017). Baud Rate is updated to 115200 in accordance with the Block diagram. The project is built and run with Run as -> Hardware.



Figure 3.7: Build the Project

As a result, the terms "Hello World" and "Successfully ran Hello World application" were observed from the terminal as shown in Figure 3.8.



Figure 3.8: Obtaining the Output on the Terminal with the Test Code Applied on the Vitis Platform

Thus, the Zedboard development board used has been proven to work.

3.4 Failed Data Transfer Applications

To collect the data in the right format, experiments with various block designs and C scripts have been conducted. This section will discuss applications for data transmission from radar to FPGA that have been tried but failed.

3.4.1 AXI GPIO block diagram and C code application

First, the Zynq-7000 SoC ARM processor was added to the block diagram. Then AXI GPIO IP was added to print the data. BRAM and block memory generator are used to hold data in memory. Processor system reset, AXI Connector and AXI BRAM Controller came automatically when other IPs are added. The designed block diagram has been validated by automatically.



Figure 3.9: AXI GPIO Block Diagram for Radar Data Transfer via UART

Block diagram was designed in Vivado IP Integrator Section and translated into hardware language. Afterwards, the necessary Verilog code was automatically generated, hardware platform was added to the Vitis interface, which is Vivado's software tool, in .xsa format. After opening a new project in the Vitis interface and selecting the Hello World platform, the C code in figure 3.10 was written.

```
#include <stdio.h>
#include "platform.h"
#include "xparameters.h"
#include "xgpio.h"
int main()
{
      init platform();
      int N=46848;
      int Status;
      int i=0;
      u8 *radarData;
      radarData = malloc(sizeof(u8)*(N));
      Status = XGpio_Initialize(&Gpio, GPIO_EXAMPLE_DEVICE_ID);
      if(status!= XST_SUCCESS){
             xil_printf("Gpio initialization failed...\n\r");
             return XST_FAILURE;
      }
      while(1){
             scanf("%s",radar);
             XGpio_DiscreteWrite(&Gpio,radar[i]);
             i++;
      }
      cleanup_platform();
      return 0;
}
```

Figure 3.10: AXI GPIO C Code for Radar Data Transfer via UART

Memory is dynamically made available for radar data. Then the GPIO is initialized. It is intended to read the radar data with the scanf function in the while loop. Afterwards, the read data is wanted to be written to the terminal with GPIO. However, this code and block diagram were not suitable for both the transfer and format of the data. The desired result was not achieved.

3.4.2 AXI UART_LITE block diagram and C code application

It has been determined that data transfer with AXI GPIO is neither possible nor appropriate. As a result, the UART serial communication protocol was researched, and it was agreed that UART would be used for data transfer. As a result, the ZYNQ-7000 CPU and AXI Uartlite IP were immediately added to the block diagram and connected. It appeared automatically to link the Processor reset system to the AXI Interconnect Uartlite and Zynq-7000.

Block diagram was designed in Vivado IP Integrator Section and translated into hardware language. Afterwards, the necessary Verilog code was automatically generated, hardware platform was added to the Vitis interface, which is Vivado's software tool, in .xsa format. After opening a new project in the Vitis interface and selecting the Hello World platform, the C code in figure 3.12 was written.



Figure 3.11: AXI UART_PS LITE Block Diagram for Radar Data Transfer via UART

```
#include <stdio.h>
#include <stdlib.h>
#include "xil_types.h"
#include "xuartps.h"
#include "xparameters.h"
#define dataSize
                    5095*3
#define headSize
                    10
#define fileSize dataSize + headSize
int main(){
      u8 *radarData;
      u32 receivedBytes=0;
      u32 totalReceivedBytes=0;
      u32 status;
      u32 transmittedBytes=0;
      u32 totalTransmittedBytes=0;
      XUartPs_Config *myUartConfig;
      XUartPs myUart;
      radarData = malloc(sizeof(u8)*(fileSize));
      myUartConfig = XUartPs_LookupConfig(XPAR_PS7_UART_1_DEVICE_ID);
      status = XUartPs_CfgInitialize(&myUart, myUartConfig,
                                      myUartConfig->BaseAddress);
      if(status != XST SUCCESS)
             print("UART initialization failed...\n\r");
      status = XUartPs_SetBaudRate(&myUart, 115200);
      if(status != XST_SUCCESS)
             print("Baud rate initialization failed...\n\r");
      while(totalReceivedBytes < fileSize){</pre>
      receivedBytes=XUartPs Recv(&myUart,
                                 (u8*)&radarData[totalReceivedBytes],
                                 fileSize);
      totalReceivedBytes += receivedBytes;
      }
      for (int i=0;i<fileSize; i++)</pre>
             xil_printf("%0x",radarData[i]);
      // to see what we sent via UART
      //read data from ddr
      for(int i=headSize;i<fileSize;i++)</pre>
             radarData[i];
      // data can be processing in this part
      //send data back to the computer
      while(totalTransmittedBytes< fileSize){</pre>
      transmittedBytes = XUartPs Send(&myUart,
                          (u8*)&radarData [totalTransmittedBytes],1);
      totalTransmittedBytes += transmittedBytes;
      }
```

Figure 3.12: AXI UART_PS LITE C Code for Radar Data Transfer via UART

In the code, first of all, the necessary libraries are added. The library "stdio.h" is for general C functions, "stdlib.h" is for the malloc function, "xuartps.h" is for functions that contain the configuration of the UART protocol, "xil_types.h" is for the xil_printf function, and "xparameters.h" is the library used to initialize drivers.

Then, in order to test different sizes of the data and increase the understandability of the code, data sizes were determined with define. Variable radarData to receive data from radar, variable receivedBytes to assign radar data transferred with UART protocol, variable totalReceivedBytes to keep the total number of radar data transferred, variable status to control UART protocol status, variable transmittedBytes to send received radar data to the terminal, the variable totalTransmittedBytes to control the total number of radar data sent to the terminal and myUartConfig variable to make the configuration settings of the UART protocol is defined.

In the main body, first of all, memory has been made in the dimensions determined by the malloc function for the radar data to be received. Then, the UART protocol is configured by sending the necessary parameters into the XUartPs_LookupConfig function, which is taken from the header file, and the result is assigned to the status variable.

With the if statement, it is checked whether the configuration step has been carried out successfully. If the configuration is unsuccessful, the "UART initialization failed" sentence is observed from the terminal. The baud rate of the UART protocol is set with the XUartPs_SetBaudRate function and assigned to the status variable. With the if statement, it is checked whether the baud rate setting is successful or not. If the baud rate is wrong, the "Baud rate initialization failed" sentence is observed from the terminal.

In the first while loop, the total received data is updated, which is used to collect all the data received via the UART. The for loop is used to see what data is being sent via the UART. Secondly, the for loop has been added for data processing stages on the received data. If the data acquisition is completed successfully, the RNMF algorithm will be implemented in this part. The last while loop is used to send the processed data back from the UART to the computer and update the transmitted byte pointer. In this way, it will be checked whether the data read from the terminal and the data sent are the same. By integrating the C code written into the designed block diagram, the data in Figure 3.13 is observed from the terminal. However, these data are different from the sent data both in format and value. Therefore, it has been observed that this block diagram is also not suitable for UART serial communication.



Figure 3.13: Observed Read Data in TeraTerm Terminal

3.4.3 Only Zynq-7000 processor block diagram and C code

When the block diagrams and C codes explained in sections 3.4.1 and 3.4.2 did not give successful results for data transfer, it was learned that the UART port of the Zedboard was accessed with MIOs, as explained in section 3.2. Therefore, it is thought that there is no need to use AXI GPIO and AXI UART_LITE in the block diagram.



Figure 3.14: Zynq-7000 Processor Block Diagram for Radar Data Transfer via UART

For this reason, the block diagram was created by adding only the Zynq-7000 processor, without adding any extra IP. DDR and Fixed_IO outputs are taken from the processor, the clock setting is made by default. Then the generated block diagram is validated. The hardware part is completed by generating HDL Wrapper file from the created diagram. By exporting the hardware, the coding part was made in the Vitis interface.

```
#include <stdio.h>
#include "platform.h"
#include "xuartps.h"
XUartPs_Config *Config_0;
XUartPs Uart_PS_0;
int main()
{
       init_platform();
       int status;
       int N=46848;
       Config_0 = XUartPs_LookupConfig(XPAR_XUARTPS_0_DEVICE_ID);
       if(NULL==Config_0){
              return XST_FAILURE;
       }
       Status = XUartPs_CfgInitialize(&Uart_PS_0,Config_0,Config_0-
       >BaseAddress);
       if(status!= XST_SUCCESS){
              return XST_FAILURE;
       }
       char dizi[N];
       while(1){
              scanf("%s",dizi);
              printf("%s",dizi);
      }
      cleanup_platform();
      return 0;
}
```

Figure 3.15: Zynq-7000 C Code for Radar Data Transfer via UART

First of all, necessary libraries are added in the code. The library "stdio.h" is for general C functions, "platform.h" is for init_platform and cleanup_platform functions, "xuartps.h" is for functions that contain the configuration of the UART protocol. Variable *Config_0 of type XUartPs_Config is defined for Configuration data structure, variable UART_PS_0 is of type XUartPs which contains information about UART to make UART configurations.

In the main body, first, the platform is initialized with the init_platform() function. Status is defined to control the status of the UART, and N is defined for the total number of radar data sent.

XUartPs_LookupConfig looks up the device configuration based on the unique device ID. With the if statement, it is checked whether this value is equal to NULL, if it is, it

means that the device could not be configured and the XST_FAILURE value is returned without further processing. With the XUartPs_CfgInitialize function, a specific XUartPs instance is initialized to be ready for use. The device's data format is set to 8 data bits, 1 stop bit and no parity by default. With the if statement, it is checked whether the status value is different from XST_SUCCESS, if it is, it means that the UART configuration has not been done successfully and the code ends by returning the XST_FAILURE value without further action.

An array of type char and size N is defined for receiving radar data. The reason why this variable is char type is because radar data will be read from the text file. Then, within the while loop, the radar data is read one by one from the text file with the scanf function and written to the buffer with the printf function. It is checked whether the values written from the terminal are the same as the values sent.



Figure 3.16: Observed Read Data in TeraTerm Terminal

The values read from the terminal in Figure 3.16 and the actual radar data in Figure 3.17 are exactly the same. Thus, a radar data obtained from the measurement was taken in order from left to right in the terminal and displayed on the terminal, and the acquisition of the radar data was successfully performed.

3.0000000000000000000e+05	2.232420110999999965e-05	5.706433461000000231e-04
6.79850000000000000e+06	-6.385401151000000015e-04	8.058459239000000801e-03
1.329700000000000000e+07	-3.995300151999999633e-03	1.672324387000000134e-02
1.97955000000000000e+07	-4.271792100999999980e-03	2.58551509700000082e-02
2.62940000000000000e+07	-1.042366137999999921e-02	3.022945081999999992e-02
3.27925000000000000e+07	-1.223645123000000057e-02	4.188068385999999671e-02
3.92910000000000000e+07	-2.862884632999999901e-02	3.894511965999999936e-02
4.57895000000000000e+07	-3.203318239999999872e-02	7.318623566000000136e-02
5.22880000000000000e+07	-3.506412442000000212e-02	8.488452288999999429e-02
5.87865000000000000e+07	-4.088238032000000161e-02	9.509722447000000523e-02
6.528500000000000000e+07	-4.88148940300000005e-02	1.067720887000000035e-01
7.17835000000000000e+07	-5.863009133000000178e-02	1.179415716999999975e-01
7.828200000000000000e+07	-7.338613881000000116e-02	1.317864240999999936e-01
8.47805000000000000e+07	-9.820624750999999708e-02	1.558924460999999984e-01
9.127900000000000000e+07	-1.135431013000000044e-01	1.950625746000000105e-01
9.77775000000000000e+07	-1.35476150500000033e-01	2.207878337999999996e-01
1.042760000000000000e+08	-1.981604299999999985e-01	2.988754190999999838e-01
1.107745000000000000e+08	-1.729475205000000071e-01	4.509241923999999790e-01
1.172730000000000000e+08	-5.834653931000000071e-02	6.33977155500000003e-01
1.23771500000000000e+08	2.96057926999999985e-01	7.481616563999999858e-01
1.302700000000000000e+08	5.918221309000000208e-01	3.954430427999999775e-01
1.36768500000000000e+08	4.994759079000000157e-01	8.490650215999999417e-02
1.432670000000000000e+08	3.46682333600000033e-01	-2.920743728999999900e-02
1.497655000000000000e+08	2.415063329999999897e-01	-6.147270272000000119e-02
1.56264000000000000e+08	1.677145770000000036e-01	-8.67847037900000068e-02
1.627625000000000000e+08	9.722072791999999963e-02	-1.028860033999999951e-01
1.69261000000000000e+08	3.325466718000000266e-02	-1.02264516900000048e-01
1.75759500000000000e+08	-1.700804109999999938e-02	-9.504465849000000299e-02
1.822580000000000000e+08	-6.144959774000000041e-02	-9.452376221000000078e-02
1.88756500000000000e+08	-1.216513579000000067e-01	-8.070665803000000305e-02
1.952550000000000000e+08	-1.57679755000000048e-01	-4.974294016999999957e-02
2.017535000000000000e+08	-1.782527677999999893e-01	-3.151363095999999697e-02
2.082520000000000000e+08	-2.046851474999999976e-01	-2.067759221999999897e-02
2.14750500000000000e+08	-2.293695919000000027e-01	-2.941133385000000051e-03
2.212490000000000000e+08	-2.47503311300000007e-01	1.264869700999999950e-02
2.27747500000000000e+08	-2.664013933000000112e-01	2.414585844000000092e-02
2.342460000000000000e+08	-2.929326782000000184e-01	3.826559248999999996e-02
2.407445000000000000e+08	-3.137304510000000213e-01	6.912888674999999317e-02
2.472430000000000000e+08	-3.228851079000000235e-01	8.775661787999999852e-02
2.53741500000000000e+08	-3.156920188999999821e-01	1.210286710000000043e-01
2.602400000000000000e+08	-3.104440895999999728e-01	1.292485677999999916e-01
2.66738500000000000e+08	-3.066810501000000189e-01	1.312726942999999924e-01
2.73237000000000000e+08	-3.209292981999999905e-01	1.392329293000000023e-01
2.79735500000000000e+08	-3.033010307999999822e-01	1.636594370999999992e-01

Figure 3.17: Real Radar Measurement Data

With this application, radar data was taken from the text file and correct values could be observed from the terminal. But the received data format is not suitable for processing. In order for radar data to be processed in the RNMF algorithm, it must be of double or float data type. However, the data we observe is of char type and is not suitable for processing. In the next step, the data received is converted to double or float data type and proceeded.

3.5 Succesful Data Transfer Implementation

In Section 3.4.3, we managed to receive the data via UART. However, the received data could not be processed because it was not in the desired format. Therefore, we need to convert the data we receive in string form to a double or float type suitable for processing. For this reason, the block diagram in Figure 3.18 was designed firstly. This block diagram was created using only the Zynq-7000 processor, on the basis that ZedBoard's UART connection can be provided from MIOs.



Figure 3.18: Block Design of Successful Data Transfer Implementation

Then the generated block diagram is validated. The hardware part is completed by generating HDL Wrapper file from the created diagram. By exporting the hardware, the coding part was made in the Vitis interface.

```
#include <stdio.h>
#include "platform.h"
#include "xil printf.h"
#include <stdlib.h>
#include "xuartps.h"
XUartPs_Config *Config_0;
XUartPs Uart_PS_0;
int main()
{
   init_platform();
      int status;
      Config_0 = <u>XUartPs_LookupConfig(XPAR_XUARTPS_0_DEVICE_ID);</u>
      if(NULL == Config 0){
             return XST FAILURE;
       }
      Status = XUartPs_CfgInitialize(&Uart_PS_0,Config_0,Config_0-
      >BaseAddress);
      if(status!= XST_SUCCESS){
             return XST FAILURE;
       }
      int N = 46848;
      int i = 0;
      int count = 0;
      float *X;
      X=malloc(N);
      char dizi[N];
      for(i=0;i<N;i++){</pre>
             scanf("%s",dizi);
             X[i] = strtof(dizi,NULL);
             printf("%.7f ",X[i]);
             printf("%d ",count);
             count++;
             if(i == N-1){
                 cleanup_platform();
                 return X;
             }
      }
}
```



First of all, necessary libraries are added in the code. The library "stdio.h" is for general C functions, "platform.h" is for init_platform and cleanup_platform functions, "xuartps.h" is for functions that contain the configuration of the UART protocol. Variable *Config_0 of type XUartPs_Config is defined for Configuration data structure, variable UART_PS_0 is of type XUartPs which contains information about UART to make UART configurations.

In the main body, first, the platform is initialized with the init_platform() function. Status is defined to control the status of the UART.

XUartPs_LookupConfig looks up the device configuration based on the unique device ID. With the if statement, it is checked whether this value is equal to NULL, if it is, it means that the device could not be configured and the XST_FAILURE value is returned without further processing. With the XUartPs_CfgInitialize function, a specific XUartPs instance is initialized to be ready for use. The device's data format is set to 8 data bits, 1 stop bit and no parity by default. With the if statement, it is checked whether the status value is different from XST_SUCCESS, if it is, it means that the UART configuration has not been done successfully and the code ends by returning the XST_FAILURE value without further action.

N is defined for the total number of radar data sent and i is defined as index to use in for loop. The count variable is defined in order to control how many data are read. X pointer of type float is defined to be used in the processing of data after conversion from string type to float type. Later, this variable X is dynamically made available in memory with the malloc function. A char type array is defined to read radar data with UART.

In the for loop, firstly, data is read from the radar with the scanf function. These data, read in string format, are converted to float type with the strtof function and transferred to the variable X. By repeating this process N steps, X array is filled one by one. In order to control the sent and received data, each data is printed to the terminal with printf. In addition, to see how many data have been read, the count variable is also printed after each data read. In order for this part to be integrated as a function in the whole code in later operations, the X array is returned in the if block.



Figure 3.20: FPGA Programmed Correctly, FPGA Display

The blue LED, which indicates that the FPGA board has been programmed correctly and without errors, is on as shown in Figure 3.19. With TeraTerm, the data in the text file is sent to the FPGA side.



Figure 3.21: Sending Data From Terminal to FPGA

COM4:11S200bps - Tera Term VT	100	٥	×
File Edit Setup Control Window Help			
	9993 46.1. 61.5. 57.5.5. 57.5. 57.5.5. 57.5.5. 57.5.5.5. 57.5.5.5.5.5.5.5.5.5.5	ESEA47 0: 5 0.0 L.S. 5	
	76 1304 0.4	129771 130	5 0.5
	40.33354/5	1345 0.33	66435 92.13
LU-STROUCLEV LU-STRUCT RV RV RV RV RV RV RV RV RV RV RV RV RV	8/1 11,4444	B/ B/? IL.4	A/TON:

Figure 3.22: Data Read From Terminal

J		DM4	:11520	0bps	- Tera 1	ern	n VT				_		×	
Fil	e E	dit	Setup	p Co	ontrol	Wi	indov	v H	lelp					
											0.4374564			^
380 232			1379053 1406531								0.4392768 0.4432091		0.4399 0.4441	
287					0.44596						0.4476693		0.4484	
547			4491229								0.4506197		0.4509	
D 39	4674	4 0.4	1510731								0.4508893	46748	0.4506	
105	4674	9 0.4	4502354	46750	0.44977	45 4	46751	0.449	2395	46752	0.4486434	46753	0.4480	
002											0.4452417		0.4445	
753			1439432								0.4423506		0.4419	
463											0.4410636			
264			4410569	46770							0.4414977	10110	0.4417	
376 690	4677		1420105 1435862	46780							0.4429454 0.4444416		0.4446	
792			1433002										0.4454	
100	4678		4454645	46790							0.4454766	46793	0.4454	
400			4453886	46795							0.4451797	10120	0.4451	
022	4679	9 0.4	4450256	46800							0.4448206	46803	0.4447	
655	4680	4 0.4	4447184	46805	0.44467	95 4	46806	0.444	16487	46807	0.4446257	46808	0.4446	
096	4680		1445997	46810							0.4445946	46813	0.4445	
969			1445993	46815	0.44460						0.4445953	46818	0.4445	
875	4681										0.4445127	46823	0.4444	
835			1444509	46825							0.4443402	46828	0.4443	
020 456			4442648 4441273	4683D	0.44422								0.4441 0.4441	
157											0.4442031			v

Figure 3.23: Last Data Read From Terminal

Figure 3.21 shows the first data read from the terminal and Figure 3.22 shows the last data read from the terminal. It has been proven that these data agree with the data in Figure 3.23.

🥘 rnmf_data.txt - Not Defteri

Dosya Düzen Biçim Görün	nüm Yardım
-------------------------	------------

DOSya	Duzen	Diçim	Oorunui	n narun								
	0.43927	767753	373725	0.439	92322531	254	0.44065	30846282	225	0.4414543	18221976	0 9
	0.44231	116188	315958	0.443	320904255	3362	0.4441	28661331	1575	0.445052	24617244	454
	0.44596	521271	119049	0.446	83999874	4496	0.4476	69306513	3227	0.448434	46970273	3
	0.44912	229461	183844	0.449	72251322	8569	0.4502	23969318	3866	0.450619	97257520	082
	0.45090	039089	986891	0.451	107303598	2385	0.4511	25663803	3424	0.45106	30731401	157
	0.45088	392455	584625	0.450	61045551	872	0.45023	54255421	152	0.4497744	46843732	24
	0.44923	394698	399557	0.448	364344315	8679	0.4480	00187900	9981	0.44732	39648702	294
	0.44662	292977	720048	0.445	593061557	4379	0.4452	41652335	5368	0.44457	52440401	126
	0.44394	431775	558539	0.443	35590369	6288	0.4428	22559534	4782	0.442350	06255565	538
	0.44194	462621	185655	0.441	L61365927	4027	0.4413	55450689	9554	0.441172	24303874	414
	0.44100	535694	152597	0.441	02645579	747	0.44105	69499024	443	0.441150	04535067	76
	0.44129	9933 <mark>2</mark> 1	101653	0.441	49771477	7474	0.4417	37565364	4028	0.442010	05234724	407
	0.44230	983484	465959	0.442	262273460	5526	0.4429	45401261	129	0.4432689	95435642	2
	0.44358	361732	25034	0.4438	390936773	605	0.44417	76066855	571	0.444441	59890486	65
	0.44467	792349	933935	0.444	88781140	6819	0.4450	65580731	1656	0.44521	16762668	832
	0.44532	262285	558211	0.445	640994492	8054	0.4454	64487194	4531	0.445493	19388650	087
	0.44549	949857	730565	0.445	647658751	225	0.44543	99801342	207	0.4453886	55936244	44
	0.44532	259261	109917	0.445	525514179	0602	0.4451	79670147	7622	0.445102	22466792	231
	0.44502	256332	242813	0.444	95187653	3924	0.4448	83080312	2228	0.444820	05480196	663
	0.44476	554687	799528	0.444	71835990	7143	0.4446	79460222	2125	0.444648	37465950	021
	0.44462	257083	33189	0.4446	609631407	072	0.44459	97024724	4 0.	444594627	7672363	
	0.44459	933523	379021	0.444	159457772	3516	0.4445	96955001	1761	0.444599	93334303	377
	0.44460	004783	369584	0.444	159940951	8221	0.4445	95342202	2198	0.44458	74822817	709
	0.44457	754413	307538	0.444	155895910	3994	0.4445	38017804	4814	0.444512	27096705	502
	0.44448	334682	217589	0.444	45086567	291	0.44441	55132365	575	0.4443782	28844987	79
	0.44434	401851	184104	0.444	30195007	2971	0.4442	64772479	9911	0.444229	96471638	839
	0.44419	975106	540786	0.444	16921008	1264	0.4441	45587557	7221	0.44412	73010243	358
	0.44411	148826	536016	0.444	10867151	0357	0.4441	08974753	3969	0.444115	57028367	705
	0.44412	288709	954829	0.444	14813578	6354	0.4441	73089418	306	0.4442030	08144977	76
	0.44423	376027	792398	0.444	27566554	6633	0.4443	16493296	5919	0.444359	92872309	958

Figure 3.24: Data Sent to FPGA

With the code in Figure 3.18, the data is taken in float type. Radar data is of double type. For this, double type data was obtained by making a few changes on the code. For this, float *X as double *X, X[i] = strtof(array,NULL) as X[i] = strtod(array,NULL) and printf("%.7f", X[i]) line is changed to printf("%.15f", X[i]) because it has 15 digits in double type. The data read with this code is given in Figure 3.22.

COM4:115200bps - Tera Term VT	-		×
File Edit Setup Control Window Help			1
PUBDID 24194 fl. 44450394001440 24195 fl. 44525040012012 24197 fl. 44450800200010 24190 fl. 44457080000000 2410 PUBDI 244570800000000 2410 PUBDI 244570800000000 2410 PUBDI 244570800000000 2410 PUBDI 24457080000000000000000000000000000000000	24207 0 214 0.4444 0.4445922 4443447602 6139089999 817862219 628798 244 956 24257 24264 0.2 0.500000 4502280988 0.018543672 483976588 278290 243 954 24314 24321 0 388 0.4513 0.4379351 438018256 1150201711 0.0379351 438018256 1150201711 0.4379351 438018256 1150201711 0.4379351 438018256 1150201711 0.4379351 438018256 1150201711 0.4379351 438018256 1150201711 0.4379351 438018256 1150201711 0.4413001 4430010511 14185172133 23199945 791272 244 0.44420 0.44430 0.444300000000 003824680- 0071562011 4470 0.943 24435 0.4415 0.444200 071562011 4470 0.943 24455 0.4415 0.59113711- 0.388845 59113211- 9 24520 0. 4527 0.484 4.0.459892 9212 24515 9 24520 0. 4527 0.484 4.0.459892 9307188681 2566000 2	444876653; 591740663; 591740663; 591740663; 591829244; 57124236; 242430, 224530, 249430, 1946961142; 346593000; 000000000 506115244; 346593000; 5070, 4355322960; 5070, 43522960; 5070, 43522960; 5070, 43522960; 5070, 43522960; 5070, 43522960; 5070, 43522960; 5070, 43522960; 5070, 43522960; 5070, 43522960; 5070, 43522960; 5070, 43522960; 5070, 43522960; 5070, 43522960; 5070, 507	92613 192613 1942 24222 29 0. 0.444 144311 1447203 189373 189373 189373 189373 189373 189373 189373 189373 189373 189373 189373 189373 189373 189373 189457 189457 189457 180457 180457 180457 180457 180457 180457 180458 1879000 1879000 1879000 1879000 1879000 18790000 1879000 1879000 1879000 1
2888 24571 0.446814342092112 24572			

Figure 3.25: Data Read from Terminal

At this stage, looking at the last read data and the number of read data, the data in both float and double data types are ready to be processed and read correctly. However, while 48844 data can be read in float data type, 24573 data can be read in double data type. This is due to the size of the buffer.

4. RNMF APPLICATION ON VITIS

In this section, what the RNMF algorithm is, for what purpose it is used, what the GPR picture is, the literature review on these issues, and finally the C code and outputs of the RNMF algorithm implemented in the Vitis interface will be explained.

4.1 RNMF Algorithm

NMF algorithm has become very popular in recent years for those who produce results by processing data with the importance of data science. The NMF algorithm aims to automatically extract hidden layers from data consisting of high-dimensional matrices and predicts the solution of data-driven problems such as matrices reduction, unsupervised learning, and classification problems.

The most critical problem encountered in ground penetrating radar (GPR) studies is the clutter that reflects back to the radar from the ground and obscures the targeted image. Clutter prevents the images of objects under the ground and makes it difficult to detect. In this project, RNMF, which is an improved version of the NMF algorithm, was used to detect the real image by separating the data collected from the field by the ground penetrating radar system from the clutter. The GPR image is represented by a rectangular matrix X with dimensions $M \times N$, where M is the depth index and N is the number of antenna positions. The X rectangular matrix consists of two parts, the target and the clutter. Using the RNMF optimization algorithm, the X matrix is assumed to be sparsely degraded and decomposes it from a sparse error matrix S as non-negative W and H matrices defined as the data matrix [12]. Thus, the optimization formula proposed by the NMF algorithm will be updated as RNMF. By iteratively solving the optimization problem in this new formula, the S matrix will be 0, the W and H values will be found by normalizing.

4.2 Information About GPR Image

In this study, ground penetrating radar (GPR) image of 256x183 size was obtained by measuring with vivaldi antennas. The GPR image, which was defined as X above, consists of the target and the clutter. In the RNMF algorithm, the X image is considered to be sparsely distorted and defined as X = W*H+S.

4.3 Literatur Review

In matrix factorization model, three essential questions need answering: 1) existence, whether the nontrivial NMF solutions exist; 2) uniqueness, under what assumptions NMF is, at least in some sense, unique; 3) effectiveness, under what assumptions NMF is able to recover the "right answer." [14,17]. A method called robust NMF (RNMF) was proposed, which has a better clutter removal effect than other low-rank and sparse decomposition methods, but the solution process is still not fast enough due to its iterative characteristics [15].As a more advanced version of NMF, the RNMF algorithm is used in remote sensing and image processing studies to detect objects and distinguish undesired effects from the target. RNMF is more successful than other decomposition methods in reducing the error rate at the output to 0 by putting a small amount of error on the input data and in distinguishing the object to be detected from the clutter [16,18].

The radar image (raw image) obtained in the simulations using real data in the MATLAB environment in the previous studies of the project is given in Figure 4.1.

Target image is observed in Figure 4.2 and clutter image is observed in Figure 4.3. The target and clutter were separated by running the RNMF algorithm on the Zynq-7000 processor, which was written in the Matlab environment and then translated into C language.



Figure 4.1: Raw GPR Image Collected from Target Object



Figure 4.2: Target Object Removed Clutter Image



Figure 4.3: Clutter (Object Removed) Image

4.4 RNMF Application VITIS C Code

In this project, the RNMF algorithm is used to distinguish the data received from the radar as clutter and target, and consequently to remove the complexity. Simpler and shorter C codes to implement the RNMF algorithm are available in the literature. However, since the code written in this project is aimed to work on FPGA, the code is arranged to be applicable in FPGA. Since there are many matrix multiplications in this code and it will take a long time to perform these operations in software, the hardware designed and designed system of matrix multiplications is integrated into the software.

```
🛎 project_141... 🦮 💥 project_1412
                               i main.c ⊠ i rnmf in.c
   1 /* Include Files */
   2 #include "rnmf_in.h"
   3 #include "main.h"
  4 #include "rnmf_in_terminate.h"
   5 #include "rnmf_in_initialize.h"
  6 #include "xtime_1.h"
   7
  8 #include "platform.h"
  9 #include <stdio.h>
  10 #include <stdlib.h>
 11 #include "xuartps.h"
 12
 13
 14 XUartPs_Config *Config_0;
 15 XUartPs Uart_PS_0;
 16
  17 double target[46848];
  18 double clutter[46848];
  19 /* Function Declarations */
۵
 20 static void main rnmf in(void);
  21
  22
  23 /* Function Definitions */
  24
  259/*
  26 * Arguments
                     : int argc
 27 *
                       const char * const argv[]
  28 * Return Type : int
     */
  29
  30
  31@ void data_alma(char *dizi,double*X,int N){
  32
         int i;
  33
         for(i=0;i<N;i++){</pre>
  34
                 scanf("%s",dizi);
  35
                 X[i]=strtod(dizi,NULL);
             }
  36
  37 }
  38
```

Figure 4.4: RNMF Vitis Main C Code (1-38)

In the code written before, the target variable was defined as a fixed array and the values were initialized. Since this variable is the data to be received from the radar, in this project, it was taken from the radar with the code written in the third section.

In Figure 4.4, rnmf_in, rnmf_in_terminate and rnmf_in_initialize header files are included first, as the rnmf algorithm consists of many interconnected .c files in main function. Other header files have been added for time analysis and for general functions to work. UART configuration is done to receive data from UART. The target and clutter variables are defined globally. To read radar data from UART, the code written in section 3 is performed under the data_receive function.

```
Aproject_141...
               🖻 rnmf_in.h
                                                                 read.c
                                                                           c xuartps_hw.c
                                                                                          le rnmf_in_term..
 390 int main(int argc, const char * const argv[])
 40 {
 41
         init_platform();
 42
             int status;
             Config_0=XUartPs_LookupConfig(XPAR_XUARTPS_0_DEVICE_ID);
 43
 44
 45
             status=XUartPs_CfgInitialize(&Uart_PS_0,Config_0,Config_0->BaseAddress);
 46
 47
             int N=10:
 48
             int i=0;
             double *X:
 49
 50
             X=malloc(N);
 51
             char dizi[100];
             data_alma(dizi,X,N);
 52
 53
 54
               (void)argc;
 55
               (void)argv
 56
               int loop_clutter;
 57
               int loop_target;
 58
               int a,b,c;
 59
               XTime tStart, tEnd;
              /* Initialize the application.
 <u>60</u>⊖
                  You do not need to do this more than one time. */
 61
 62
              rnmf_in_initialize();
 63
 64⊝
               /* Invoke the entry-point functions.
 65
                  You can call entry-point functions multiple times. */
               XTime GetTime(&tStart);
 66
 67
               rnmf_in(target, clutter,X,N);
 68
               XTime_GetTime(&tEnd);
 69
               printf("Output took %11u clock cycles.\n", 2*(tEnd - tStart));
               printf("Output took %.2f us.\n",1.0 * (tEnd - tStart) / (COUNTS_PER_SECOND/1000000));
 70
 71
               printf("\n\rtarget data\n\r");
               for(loop_target = 0; loop_target < 46848; loop_target++)</pre>
 72
 73
               {
 74
 75
                   b = loop_target % 255;
                   if (h < 256)
 76
```

Figure 4.5: RNMF Vitis Main C Code (39-76)

In Figure 4.5, the values to be used are initialized. With the data_receive function, data is read from the radar. With the rnmf_in function, the code in which the RNMF algorithm is written is processed. With the XTime_GetTime function, it is calculated how long the code is processed and in the clock cycle.

The target variable obtained from the processing of the RNMF algorithm with the for loop and the clutter variable are printed to the terminal.

```
🛠 project_1412 🛛 🖻 main.c 🛱 🕼 rnmf_in.c 🛛 nmf_in.h 🔹 read.c
🛎 project_141...
                                                                               🖻 xuartps_hw.c 🔹 rnmf_in_term...
                printf("Output took %.2f us.\n",1.0 * (tEnd - tStart) / (COUNTS_PER_SECOND/1000000));
 70
 71
               printf("\n\rtarget data\n\r");
 72
               for(loop_target = 0; loop_target < 46848; loop_target++)</pre>
 73
               {
 74
 75
                   b = loop_target % 255;
                    if (b < 256)
 76
 77
                    {
                    printf("%.16f,",target[loop_target]);
 78
 79
 80
                    else
 81
                    printf("%.16f\n",target[loop_target]);
 82
 83
                    -}
 84
 85
               }
 86
               printf("\n\rclutter data\n\r");
               for(loop_clutter = 0; loop_clutter < 46848; loop_clutter++)</pre>
 87
 88
               {
 89
 90
                    c = loop_clutter % 255;
 91
                    if (c < 256)
 92
 93
                    printf("%.16f,",clutter[loop_clutter]);
 94
                    }
 95
                    else
 96
 97
                    printf("%.16f\n",clutter[loop_clutter]);
 98
 99
               }
100
               printf("\n\rdata sent\n\r");
101
102
               rnmf_in_terminate();
103
104
               return 0;
105
             }
```

Figure 4.6: RNMF Vitis Main C Code (76-105)

```
#include <math.h>
#include <string.h>
#include "rnmf_in.h"
#include "sqrt.h"
#include "sum.h"
#include "sign.h"
#include "abs.h"
void rnmf in(float target[46848], float clutter[46848],float X[46848],int
N)
{
  <u>int i;</u>
  float W[256];
  static const float dv0[256] = { 0.80747046945450007, 0.26463438417187...}
  float H[183];
  static const float dv1[183] = { 0.197970832005718, 0.624752290113142...}
  int iter;
  int i0;
  int i1;
  static float varargin_2[46848];
```

```
int target_tmp;
float norms;
static float z1[46848];
float b;
float MSXHt[256];
float MWtSX[183];
memcpy(&W[0], &dv0[0], sizeof(float) << 8);</pre>
memcpy(&H[0], &dv1[0], 183U * sizeof(float));
for (iter = 0; iter < 10000; iter++) {</pre>
  for (i0 = 0; i0 < 256; i0++) {</pre>
    for (i1 = 0; i1 < 183; i1++) {</pre>
      target_tmp = i0 + (i1 << 8);</pre>
      target[target_tmp] = X[target_tmp] - W[i0] * H[i1];
    }
  }
  b_abs(target, varargin_2);
  for (target_tmp = 0; target_tmp < 46848; target_tmp++) {</pre>
    norms = varargin_2[target_tmp] - 0.00015;
    varargin_2[target_tmp] -= 0.00015;
    z1[target_tmp] = fmax(0.0, norms);
  }
  b_sign(target);
  for (i0 = 0; i0 < 46848; i0++) {</pre>
    target[i0] *= z1[i0];
  }
  for (target_tmp = 0; target_tmp < 256; target_tmp++) {</pre>
    norms = 0.0;
    b = 0.0;
    for (i0 = 0; i0 < 183; i0++) {</pre>
      i1 = target_tmp + (i0 << 8);</pre>
      norms += target[i1] * H[i0];
      b += X[i1] * H[i0];
    }
    norms -= b;
    MSXHt[target_tmp] = -norms;
    if (norms > 0.0) {
      MSXHt[target_tmp] = 0.0;
    }
  }
  norms = 0.0;
  for (i0 = 0; i0 < 183; i0++) {</pre>
    norms += H[i0] * H[i0];
  }
  for (target_tmp = 0; target_tmp < 256; target_tmp++) {</pre>
    W[target_tmp] = MSXHt[target_tmp] * W[target_tmp] /
                     fmax(W[target_tmp] * norms, 1.0E-20);
  }
```

```
for (target_tmp = 0; target_tmp < 183; target_tmp++) {</pre>
      MWtSX[target_tmp] = 0.0;
      norms = 0.0;
      b = 0.0;
      for (i0 = 0; i0 < 256; i0++) {</pre>
        i1 = i0 + (target_tmp << 8);</pre>
        norms += W[i0] * target[i1];
        b += W[i0] * X[i1];
      }
      norms -= b;
      MWtSX[target_tmp] = -norms;
      if (norms > 0.0) {
        MWtSX[target_tmp] = 0.0;
      }
    }
    norms = 0.0;
    for (i0 = 0; i0 < 256; i0++) {</pre>
      norms += W[i0] * W[i0];
    }
    for (target_tmp = 0; target_tmp < 183; target_tmp++) {</pre>
      H[target_tmp] = MWtSX[target_tmp] * H[target_tmp] / fmax(norms *
        H[target_tmp], 1.0E-20);
    }
    for (i0 = 0; i0 < 256; i0++) {</pre>
      MSXHt[i0] = W[i0] * W[i0];
    }
    norms = sum(MSXHt);
    b_sqrt(&norms);
    b = 1.0 / norms;
    for (i0 = 0; i0 < 256; i0++) {</pre>
      W[i0] *= b;
    }
    for (i0 = 0; i0 < 183; i0++) {</pre>
      H[i0] *= norms;
    }
  }
  for (i0 = 0; i0 < 256; i0++) {</pre>
    for (i1 = 0; i1 < 183; i1++) {</pre>
      clutter[i0 + (i1 << 8)] = W[i0] * H[i1];</pre>
    }
  }
}
```

Figure 4.7: RNMF Algorithm Vitis C Code (rnmf_in.c)

The code written in accordance with the RNMF algorithm explained in section 4.1 is in figure 4.7.

	~
	×
Output took 254934451.29 us.	^
target data J. Dioponogono a c. dioponogono a c. dioponogono a c. dioponogono di c. dioponogono diopono diopono diopono di c. dioponogonogono di c. dioponogonogono di c. dioponogonogono di c. dioponogonogono di c. dioponogonogono di c. dioponogonogono di c. dioponogonogono di c. dioponogonogono di c. dioponogonogono di c. dioponogonogono di c. dioponogonogono di di dioponogonogono di dioponogonogono di c. dioponogonogono di c. dioponogonogono di c. dioponogonogono di c. dioponogonogono di c. dioponogonogono di di dioponogonogonogono di dioponogonog	100000 100000 100000 100000 100000 100000 100000 100000 100000 100000 100000 100000 100000 100000 100000 100000
Figure 4.8: Time Analysis Terminal Result	
COM3 - Tera Term VT	
COM3 - Tera Term VT — Le Edit Setup Control Window Help	וחחח ה- חחחה
COM3 - Tera Term VT E Edit Setup Control Window Help 000000000, -0.000000000000, -0.0000000000	0000,-0.00000 0.0000000000 0000000000,0 1.0000000000
COM3 - Tera Term VT E Edit Setup Control Window Help aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa	0000,-0.00000 0.0000000000 0.0000000000 0.000000
COM3 - Tera Term VT E Edit Setup Control Window Help 0000000000, -0.000000000000, -0.0000000000	0000,-0.00000 0.000000000,0 0.0000000000
COM3 - Tera Term VT Edit Setup Control Window Help 0000000000, -0.000000000000, -0.0000000000	0000,-0.00000 0.000000000,0 0.0000000000
COM3 - Tera Term VT Edit Setup Control Window Help 0000000000, -0.000000000000, -0.0000000000	0000,-0.00000 0.000000000,0 0.0000000000
COM3 - Tera Term VT Ie Edit Setup Control Window Help andododododododododododododododododododo	0000,-0.0000 .000000000, .000000000, .0000000000
COM3 - Tera Term VT Edit Setup Control Window Help 000000000000000, -0.0000000000000, -0.0000000000	0000, -0.0000 0.000000000 0.000000000 0.00000000
COM3 - Tera Term VT Edit Setup Control Window Help 000000000000000, -0.0000000000000, -0.0000000000	0000, -0.0000 0.000000000 0.000000000 0.00000000
✓ COM3 - Tera Term VT Ile Edit Setup Control Window Help 10000000000, -0.000000000000, -0.0000000000	0000, -0.0000 0.000000000 0.000000000 0.00000000
COM3 - Tera Term VT Ie Edit Setup Control Window Help n0000000000, -0. 0000000000000, -0. 0000000000	0000, -0.0000 0.000000000 0.000000000 00000000

~

Figure 4.9: Target Data Removed Form Clutter by RNMF Algorithm



Figure 4.10: Clutter Data

The target data removed from the clutter by the RNMF algorithm, in Figure 4.9, and the clutter-generating clutter data, in Figure 4.10, are observed from the terminal.

5. HARDWARE IMPLEMENTATION OF RNMF ALGORITHM

In this section, the hardware implementation of the line of code, which includes matrix multiplication and subtraction, which was previously done in software in the RNMF code, will be explained. Therefore, a custom IP is designed for the following line of code.

$$target[target_tmp] = X[target_tmp] - W[i_0] * H[i_1]$$

Block design is created with the designed IP and Zynq-7000 processor. After the created block design is synthesized, implemented, and the bitstream file is produced, the hardware is exported and the data is sent to the appropriate registers in the line where the operation is performed in the Vitis part.

5.1 Implementation of Floating-Point Numbers on Vivado

Since Verilog or VHDL digital hardware languages operate on bits, it is not easy to do arithmetic with floating-point numbers. Actually, in Vivado, arithmetic operations can be done by defining floating point numbers in real data type. But the real data type cannot be synthesized. This method cannot be used for this project, as synthesis and implementation processes are required after the design is created. Therefore, a special code is required for the arithmetic operations of floating-point numbers. Vivado defines floating point numbers in IEEE-754 format. In this case, there are two methods for dealing with floating points. The first is to write the Verilog code that will multiply and subtract in accordance with the IEEE-754 format by including the float_pkg.all and float_generic_pkg.all libraries, and the other is to create a design using the Float IP Generator (7.1) custom IP already available in the Vivado IP Catalog [24].

5.1.1 IEEE 754 Format floating point numbers arithmetic calculations

Numerous applications, including signal processing, scientific computations, etc., make extensive use of floating-point math and calculations using it. Because there is no requirement for large dynamic number ranges or to scale the values, floating point arithmetic techniques are simpler than others. However, due to the restricted number of circuits, implementing floating points on hardware is rather difficult. Researchers are instructed on how to implement the IEEE-754 floating point standard since it is essential to processor performance [21].

Calculations using binary integers are done by supposing a certain location for the comma. The accuracy of the number is really altered by moving the comma. As a result, binary number format is offered for values with various sensitivities. These sensitivities are guaranteed to be within a specific standard by the IEEE-754 standard [26,29].



Single Precision IEEE 754 Floating-Point Standard

Figure 5.1: Single Precision IEEE-754 Floating-Point Standard

According to this standard, floating point numbers consist of three parts. The most important bit, the Sign part, indicates whether the number is negative or positive, the exponent part indicates the biased part of the decimal part of the number, and the mantissa part indicates the decimal part of the number. Single precision is equal to the float type in the programming language, has a maximum precision of 6 digits, and holds a 32-bit number. Double precision is equal to the double type in the software language, it has a maximum precision of 15 digits and holds a 64-bit number. Sign bit is one bit in both double precision and single precision. The exponent part is 8 bits in single precision, 11 bits in double precision [23].

Floating – point number = $(-1)^{s} * m * 2^{e}$

With this formula, the multiplication of two numbers in floating-point numbers is performed with the following steps. Sign bits XOR, mantissa parts are multiplied and the exponent exponents are added to get the result. In floating-point numbers, the sum of two numbers is performed by shifting the exponent of the smaller number until it equals the exponent of the larger number, and then adding the two values [27,28]. VHDL or Verilog code can be written according to the algorithm described to perform these operations in Vivado. Another method suitable for this format is to include the float_pkg.all and float_generic_pkg.all libraries and perform operations by generating

var float x. But since the libraries written in this method are compatible with Vivado 2008 version, it is necessary to update the libraries [24,25].

5.1.2 Floating-Point IP Generator (7.1) custom IP design

Floating Point IP, available in Vivado IP Catalog \rightarrow Math Functions, is used for floating point arithmetic operations. The floating point AXI IP has data ports named

Customize IP						>	
Floating-point (7.1)						4	
Documentation 📄 IP Location C Switch to Default	ts						
IP Symbol Implementation Details	Component Name float	ting_point_2				\otimes	
Show disabled ports	Operation Selection	Precision of Inputs	Optimizations	Interface Options			
	Operation Selection	Add/S	Subtract and Multi	iply-Add Operator optio	ns	^	
	O Absolute Val	ue	Both				
	Accumulator	. (Add				
	Add/Subtract Subtract						
	O Compare						
	O Divide						
	C Exponential						
	◯ Fixed-to-float						
= + S_AXIS_A = + S_AXIS_B = + S_AXIS_OPERATION M_AXIS_RESULT + ■	◯ Float-to-fixed						
+ S_AXIS_B + S_AXIS_OPERATION adk	◯ Float-to-float						
	Fused Multiply-Add						
	Clogarithm						
	O Multiply						
	Reciprocal						
	Reciprocal Se	quare Root					
	◯ Square-root						
	Add-subtract combina RESULT = A+/-B	tion enabled. OPERATION	DN input specifies v	which operation is perforr	med.		
					ОК	Cancel	

Figure 5.2: Floating Point (7.1) IP

S_AXIS_A and S_AXIS_B to be used in arithmetic operations, a port named S_AXIS_OPERATION where the operation to be performed is selected, an operation result port named M_AXIS_RESULT, asynchronous clock signal called aclk and asynchronous reset signal called aresetn. This IP performs arithmetic operations using DSP blocks. Input type can be changed from Precision of Inputs tab to half precision, single precision, double precision or custom precision. In addition, how much delay the process will have, the reset pin and the ready pin can also be configured. Because the floating point IPsi uses DSP blocks, it performs transactions quickly. Therefore, in this project, floating point transactions were made using this IP [22].
5.2 Custom IP Design of Floating-Point Arithmetic in Vivado

In this section, the custom ip designed to perform the arithmetic operation performed in the software will be explained. The line that performs the $T = X - (W^*H)$ arithmetic operation by taking a float value from the X, W and H arrays in each loop within the for loopin the software will be made in the hardware part.

First of all, the project is opened in Vivado. Click on Tools \rightarrow Create and Package New IP button.

A Create and Package New IP	×
Create Peripheral, Package IP or Package a Block Design Please select one of the following tasks.	A
Packaging Options	
 Package your current project Use the project as the source for creating a new IP Definition. Package a block design from the current project Choose a block design as the source for creating a new IP Definition. Select a block design: design. Package a specified directory Choose a directory as the source for creating a new IP Definition. 	
Create a new AXI4 peripheral Create an AXI4 IP, driver, software test application, IP Integrator AXI4 VIP simulation and debug demonstrated	tion design.
? Seck Next >	<u>Finish</u> Cancel

Figure 5.3: IP Package Type Selection

Since the Floating-Point has an IP AXI4-Stream interface, IP Package type is selected as AXI4 Peripheral.

🝌 Create and Packa	ge New IP				×
Peripheral Deta	ils				
Specify name, version	n and description for the new peripheral				A
Name:	ip7				\otimes
Version:	1.0				\otimes
Display name:	ip7_v1.0				\otimes
Description:	My new AXI IP				\otimes
IP location:	C:/Users/cisem/Bitirme/ip7_zynq//ip_repo				⊗
Overwrite e	xisting				
(?)		< <u>B</u> ack	<u>N</u> ext >	Einish	Cancel

Figure 5.4: Naming the IP Packet

The IP packet is named ip7 and the place where it will be saved is chosen as the folder where the final block design will be created.

▲ Create and Package New IP				×
Add Interfaces Add AXI4 interfaces supported by your per	ipheral			4
Enable Interrupt Support	+ - □ Interfaces ⊕ SOO_AXI	Name Interface Type Interface Mode Data Width (Bits) Memory Size (Bytes) Number of Register		 ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥ ♥
(?)		< <u>B</u> ack	<u>N</u> ext > <u>Fin</u>	ish Cancel

Figure 5.5: Configuring Interface Settings

Since the data will come from the Zynq processor, the mode has been selected as the slave for this interface and the number of registers has been updated as 6 due to the variables X, W, H, T, valid and ready.

🍌 Create and Package New I	P	×
	Create Peripheral	
HLx Editions	Peripheral Generation Summary 1. IP (xiilmx.comuserip_7:1.0) with 1 interface(s) 2. Driver(v1_00_a) and testapp more info	
	3. AXI4 VIP Simulation demonstration design more info 4. AXI4 Debug Hardware Simulation demonstration design more info	
	Peripheral created will be available in the catalog : C:/Users/cisem/Bitirme/ip7_zynq//ip_repo	
	Next Steps: Add IP to the repository	
	Edit IP Verify Peripheral IP using AXI4 VIP	
	O Verify peripheral IP using JTAG interface	
£ XILINX.	Click Finish to continue	
?	< <u>B</u> ack Next > Einish Cance	el

Figure 5.6: Edit IP

Since the registers will be edited and other operations will be coded in the created IP, the Edit IP option is selected. In the project that opens, we first add the floating-point IPs.

Symbol Implement: 4 ▶ ≡	Component Name floating_point_0
Show disabled ports	Operation Selection Precision of Inputs Optimizations Interface Option
+ s_axis_a + s_axis_b m_axis_result +	Operation Selection
acik	O Absolute Value
	Accumulator
	Add/Subtract
	Compare
	○ Divide
	C Exponential
	◯ Fixed-to-float
	O Float-to-fixed
	O Float-to-float
	Fused Multiply-Add
	O Logarithm
	Multiply
	O Reciprocal
	O Reciprocal Square Root

Figure 5.7: Operation Selection

First we add the IP that do the multiplication for the (W * H) operation.

A Precision Ty Please sel Half (A Precision Type Please select floating-point precision Half Single Double Custom Total width Exponent width Sign Exponent 1 tot 1 tot 1 tot	A Precision Type Please select floating-point precision Half Single Double Custom Total width Total width Total width Traction width	A Precision Type Please select floating-point precision Half Single Double Custom Total width Total width Fraction width Exponent Width Exponent Width [0 - 64]	A Precision Type Please select floating-point precision Half Single Custom Total width Sign Exponent width I Praction Total width I Praction Total width I Please select floating-point precision Total width Figure Exponent Total width Figure Exponent Total width Figure Exponent Total width Figure Exponent Total width Figure Exponent Total width Figure Exponent Figure Expon	
Please sel	Please select floating-point precision Half Double Custom	+ CARLS MARKAREBUT + Please select floating-point precision Half Single Double Custom Total width Fraction Half Fraction	Please select floating-point precision Half Single Double Custom	Please select floating-point precision Please select floating-point precision Half Sign Exponent width Factor Half Fractor	ustom
Please sel	Half Single Double Custom	Please select floating-point precision Half	Please select floating-point precision Half Single Double Custom	Please select floating-point precision Please select floating-point precision Half Sign Exponent width Factor Half Fractor	ustom
Sign	Total width Exponent width Sign Exponent I Fraction	Total width Exponent width Sign Exponent 1-bit - I - Fraction Fraction width	Total width Exponent width Sign Exponent 1 • Fraction Fraction width Exponent Width 8 (0 - 64)	Total width Exponent width Sign Exponent t Fraction	ustom
Sign	Exponent width Sign Exponent 1-bit - 1 Fraction	Sign Exponent width	Exponent Width Bign Exponent 1 Fraction Fraction width Exponent Width	Sign Exponent width	
Sign	Exponent width Sign Exponent 1-bit - 1 Fraction	Bign Exponent Hall Image: Constraint of the second secon	Exponent Width Bign Exponent 1 Fraction Fraction width Exponent Width	Sign Exponent width	
Sign	Sign Exponent - 1-bit - 1 Fraction	Sign Exponent → 1-bit ← Image: transition Image: transition width	Sign Exponent 1-bit I Fraction Fraction width Exponent Width 8 (0 - 64)	Sign Exponent - 1-bit - 1 Fraction	
		1-bit - I - Fraction Fraction width	I tolt Fraction Fraction width Fraction width Exponent Width 8		
		Fraction width	Fraction width Exponent Width 8 [0 - 64]		
			Exponent Width 8 [0 - 64]		
		Evidence Width 9 10 641			
	Exponent Width 8 [0 - 64]				0 - 641
	Fraction Width 24 [0 - 64]				
	Fraction Width 24 [0 - 64] Total Width : 32			Total Width : 32	
			Total Width : 32		

Figure 5.8: Selection of Precision of Input

Precision type is selected as single because float values will be multiplied.

Customize IP Floating-point (7.1)	ĸ
rioating-point (7.1)	•
Documentation 🕒 IP Location C	Switch to Defaults
IP Symbol Implement: ↓ ► =	Component Name floating_point_0
Show disabled ports	Operation Selection Precision of Inputs Optimizations Interface Options
	Flow Control Options
	Flow Control Blocking V Optimize Goal Resources V
	RESULT channel has TREADY
	Latency and Rate Configuration
	Use Maximum Latency
	Latency 1 🛞 [1 - 9]
=+ SAXISA + SAXISB MAXISRESULT += artk	Cycles/operation 1 [1 - 27]
	Control Signals
	ACLKEN ARESETn (active low)
	ARESETn must be asserted for a minimum of two clock cycles
	Optional Output Fields
	UNDERFLOW OVERFLOW INVALID OP
	DIVIDE BY ZERO
	Channel Has TLAST Has TUSER TUSER Width (Range: 1256)

Figure 5.9: Interface Options Settings

A ready input is added to be able to observe the signs in the simulation. In order to minimize the delay, Latency is updated as 1 and reset pin is added. The same steps are repeated to add the subtract block by selecting subtract in the operator selection section.

Then the added IP needs to be implemented into the code. For this, the Verilog code is copied from the floating_point_0.veo file from IP Sources \rightarrow floating_point_0 \rightarrow Instantiation Template.

Projec	ject Summary × myip7.v* × IP Catalog × floating_point_1.v × floating_point	t_0.v × ip7_v1_0.v ×
C:/Use	Users/cisem/Bitirme/ip_repo/ip7_1.0/src/myip7.v	
~		
Q,		
1		
2 🔅	🗢 module myip7(
3	input aclk,	
4		
5	input [31:0] X,	
6	input X_valid,	
7	output X_ready,	
8	input [31:0] W,	
9	input W_valid,	
10		
11		
12		
13		
14	output [31:0] T,	
15	,	
16		
17		
18		
19	······································	
20	floating_point_0 multiplier (
21		
22		/ input wire aclk
23		
24		
25		
26		
27 ¦	.s_axis_b_tready(H_ready), // output wire s_	axis_b_tready

Figure 5.10: IP7 Main Verilog Code (1-27)

X, W, H are defined as input, T as output, and valid and ready variables are defined for these variables.

Project Summary × myip7.v * × IP Catalog × fl	oating_point_1.v × floating_point_0.v × ip7_v1_0.v ×
C:/Users/cisem/Bitirme/ip_repo/ip7_1.0/src/myip7.v	
Q 🖬 🐟 🖈 🐰 🖬 🖿 🗙 // 🎟	0
20 floating_point_0 multiplier (
21 .aclk(aclk),	
22 .aresetn(aresetn),	// input wire aclk
<pre>23 .s_axis_a_tvalid(W_valid),</pre>	<pre>// input wire s_axis_a_tvalid</pre>
<pre>24 .s_axis_a_tready(W_ready),</pre>	// output wire s_axis_a_tready
<pre>25 .s_axis_a_tdata(W),</pre>	// input wire [31 : 0] s_axis_a_tdata
<pre>26 .s_axis_b_tvalid(H_valid),</pre>	<pre>// input wire s_axis_b_tvalid</pre>
<pre>27 .s_axis_b_tready(H_ready),</pre>	// output wire s_axis_b_tready
<pre>28 .s_axis_b_tdata(H),</pre>	// input wire [31 : 0] s_axis_b_tdata
29 .m_axis_result_tvalid(res_valid), // output wire m_axis_result_tvalid
30 .m_axis_result_tready(res_ready), // input wire m_axis_result_tready
31 .m_axis_result_tdata(res) //	output wire [31 : 0] m_axis_result_tdata
32);	
33 floating_point_1 substractor (
34 .aclk(aclk),	// input wire aclk
35 .aresetn(aresetn),	// input wire aresetn
<pre>36 .s_axis_a_tvalid(X_valid),</pre>	<pre>// input wire s_axis_a_tvalid</pre>
<pre>37 .s_axis_a_tready(X_ready),</pre>	<pre>// output wire s_axis_a_tready</pre>
<pre>38 .s_axis_a_tdata(X),</pre>	// input wire [31 : 0] s_axis_a_tdata
<pre>39 .s_axis_b_tvalid(res_valid),</pre>	<pre>// input wire s_axis_b_tvalid</pre>
<pre>40 .s_axis_b_tready(res_ready),</pre>	<pre>// output wire s_axis_b_tready</pre>
<pre>41 .s_axis_b_tdata(res),</pre>	// input wire [31 : 0] s_axis_b_tdata
<pre>42 .m_axis_result_tvalid(T_valid),</pre>	<pre>// output wire m_axis_result_tvalid</pre>
<pre>43 .m_axis_result_tready(T_ready),</pre>	<pre>// input wire m_axis_result_tready</pre>
44 .m_axis_result_tdata(T) // o	utput wire [31 : 0] m_axis_result_tdata
45);	
46⊖ endmodule	
<	

Figure 5.11: IP7 Main Verilog Code (27-46)

Since floating_point_0 makes multiplication block, W variable is directed to A data, H variable to B data and res variable to result data. Then, the variable X is directed to the A data of the floating_point_1 function, the res variable to the B data, and the T variable to the result data for subtraction. In order to test that the written code works, the testbench code is written and observed in the simulation.

Project	Summary × ip_tb.v ×
	rs/cisem/Bitirme/my_ip/my_ip.srcs/sim_1/new/ip_tb.v
C./ 03C	s/cisen/.blume/my_lp/my_lp.sics/sim_l/new/lp_d.v
Q,	
1	`timescale 1ns / 1ps
2 넉	module ip_tb(
3);
4	<pre>reg aclk,aresetn,X_valid,W_valid,H_valid,T_ready;</pre>
5	reg [31:0]W,H;
6	reg [31:0]X;
7	wire [31:0] T;
8	<pre>wire X_ready,W_ready,H_ready,T_valid;</pre>
9	<pre>my_ip tb1(.aclk(aclk),</pre>
10	.aresetn(aresetn),
11	.X(X),
12	.W(W),
13	.H(H),
14	.T(T),
15	.X_valid(X_valid),
16	.W_valid(W_valid),
17	.H_valid(H_valid),
18	.T_valid(T_valid),
19	.X_ready(X_ready),
20	.W_ready(W_ready),
21	.H_ready(H_ready),
22	.T_ready(T_ready)
23);
24 🖯	initial
25 🖯	begin
26	aclk=0;
27	aresetn=0;
	<

Figure 5.12: IP7 TestBench Verilog Code (1-27)

For the module defined in the main Verilog code, the inputs are reg and the outputs are defined as wire. The module in the main code is initialized.

Q, 🔛	🔸 < 🔏 🗈 🗈 🗙 🖊 🖩	
22	.T ready(T ready)	
23		
24 🖯	initial	
25 🖯	begin	
26	aclk=0;	
27	aresetn=0;	
28	X=0.0;	
29	X_valid=0;	
30	W=0.0;	
31	W_valid=0;	
32	H=0.0;	
33	H_valid=0;	
34	T_ready=0;	
35 🖨	end	
36	always #5 aclk=~aclk;	
37 📮	initial	
38 🖯	begin	
39	#100 aresetn=1;	
40	#10 X=32'h3ee0971a;	
41	#10 W=32'h3e4ab8de;	
42	<pre>#10 H=32'h3e4ab8de; #10 X valid=1; W valid=1;</pre>	The set like the set of the set o
44	<pre>wait(T valid==1'b1);</pre>	H_Valid=1; r_ready=1;
45 🛆	end	
40 0	ena	

Figure 5.13: IP7 Main Verilog Code (27-46)

First, the clock signal, input signals, valid signals and reset signal are pulled to low. A clock pulse is created by changing the clock signal at 5ns intervals. When the simulation starts, the reset signal is pulled to high. Inputs are assigned float values. These values are oriented by converting from IEEE-754 floating point format to hexadecimal format. The variables X_valid, W_valid, H_valid and T_ready are set high so that the results of the operations are observed.

ip_tb_behav.wcfg												_ @ @ X
ର 📓 ର ର 🔀	• I I	1 के के न	le el l	н								0
				155.000 r	s -							
Name	Value	0.000 ns	100.000 ns		200.000 ns	300.000 ns	400.000 ns	500.000 ns	600.000 ns	700.000 ns	800.000 ns	900.000 ns
🕌 acik	1		IIIII	TTTT								
🖁 aresetn	1											
> 💔 X[31:0]	0.4386528134	0.0						0.438652813434601				
U X_valid	1											
X_ready	1											
> 💔 W[31:0]	0.1979708373	0.0	X					0.19797083735466				
🕌 W_valid	1											
W_ready	1											
> 💔 H[31:0]	0.1979708373	0.0						0.1979708373546	6			
H_valid	1											
H_ready	1											
> ¥T[31:0]	0.3994603753	0.0						0.399460375308	99			
₩ T_valid	1											
U T_ready	1											
> 🖬 m_axis_result_tdata[31:0]	0.0391924530	0.0	X					0.03919245302677	15			

Figure 5.14: Simulation Results

W is multiplied by H and written to the variable m_axis_result_data. This value is then subtracted from X. Simulation results with the sent values give correct results. Thus, it has been proven that the designed system works.



Figure 5.15: Register Assignments

The variable T, which holds the process result, is assigned to register 3, and the variable ready_tmp, which holds the process result is ready, is assigned to register 5.

```
423
     myip7 u1(
          .aclk(S AXI ACLK),
424
425
          .aresetn(S AXI ARESETN),
426
          .X(slv reg0),
427
          .X valid(slv reg4[0]),
428
          .X ready(ready tmp[0]),
429
          .W(slv_reg1),
430
          .W_valid(slv_reg4[1]),
          .W ready(ready_tmp[1]),
431
432
          .H(slv_reg2),
          .H_valid(slv_reg4[2]),
433
434
          .H_ready(ready_tmp[2]),
435
          .T(T),
          .T_valid(ready_tmp[3]),
436
437
          .T ready(slv reg4[3])
438
          );
439
440 白
          endmodule
441
      <
```

Figure 5.16: Register Assignments Module

register 0 is directed to variable X, register 1 to variable W, register 2 to variable H, register 4 to valid variables. These register assignments are important when sending and receiving data in the Vitis interface.

All changes made are saved in the edit project and the IP is packaged. Currently designed IP is in use and operational.

5.3 Block Design of Project

A block design is created using the IP, designed in Section 5.2, and the Zynq-7000 processor. Since the designed IP is an AXI Peripheral, AXI Interconnect provides the connection between it and the Zynq-7000 processor. It comes automatically with the addition of Processor Reset System and AXI Interconnect Zynq-7000 processor. The frequency of the FCLK_CLK0 signal was changed to 10 MHz from the Clock Configuration \rightarrow PL Fabric Clocks tab by double-clicking on the Zynq-7000 processor.



Figure 5.17: Block Design of Project

Output Products are produced after block design is evaluated. After the output products are successfully created for all blocks in the block design, HDL Wrapper is produced from the design. The steps of synthesis, implementation and bitstream file generation are done respectively. The designed hardware is exported with the Export Hardware option and a .xsa file is produced.



Figure 5.18: Schematic of Project

The schematic representation of the whole system is shown in Figure 5.18.

5.4 Vitis C Code of Project

By following the Vitis project creation steps described in Chapter 2, the hardware file is imported and a new project is created.

```
l helloworld.c ⊠ l platform.c
                                                                                                           >>
                                                           占 ip7.h
ip7_code_system
                  💥 ip7 code
                                                                     kparameters.h
                                                                                      🖻 xil io.h
                                                                                                 🖻 ip7.h
 2 #include <stdio.h>
 3 #include "platform.h"
 4 #include "xil_printf.h"
 5 #include "xparameters.h"
 6 #include "ip7.h"
 7 #include "xil_types.h"
 8 #include "xstatus.h'
 9 #include "xil_io.h"
10
11⊖int main()
12 {
        init_platform();
13
14
15
        IP7_mWriteReg(XPAR_IP7_0_S00_AXI_BASEADDR, IP7_S00_AXI_SLV_REG0_OFFSET, 0x3ee0971a); //x
16
        IP7_mWriteReg(XPAR_IP7_0_S00_AXI_BASEADDR, IP7_S00_AXI_SLV_REG1_OFFSET, 0x3e4ab8de); //W
17
        IP7_mWriteReg(XPAR_IP7_0_S00_AXI_BASEADDR, IP7_S00_AXI_SLV_REG2_OFFSET, 0x3e4ab8de);//H
18
        IP7_mWriteReg(XPAR_IP7_0_S00_AXI_BASEADDR, IP7_S00_AXI_SLV_REG4_OFFSET, 0xf); //valid
19
        int T ready = 0;
20
21
22
23
        float T;
        while(T_ready == 0){
            T_ready = (IP7_mReadReg(XPAR_IP7_0_S00_AXI_BASEADDR, IP7_S00_AXI_SLV_REG5_OFFSET)>>>)%1;
24
             printf("%d\n",T_ready);
25
26
27
28
29
         T = IP7_mReadReg(XPAR_IP7_0_S00_AXI_BASEADDR, IP7_S00_AXI_SLV_REG3_OFFSET);
        printf("%f\n",T);
        cleanup_platform();
30
        return T;
31 }
32
```

Figure 5.19: Vitis C Code of Project

The "platform.h" header is included to initialize the platform, the "xparameters.h" header to use the XPAR_IP7_0_S00_AXI_BASEADDR variable of the ip file, the "ip7.h" header to access the ports of the designed IP, and the "xil_io.h" header for the WriteReg and ReadReg functions. In the main function, since the variables X, W, H are inputs in the equation, they are sent into the mWriteReg function according to the registers where the IP is directed in the hardware using the BaseAddr and Reg_Offset variables. The third variable in the function is the hexadecimal form of the data. When the valid variable was high when observed in the simulation, the data was processed and the result was produced. Therefore, the valid variable is sent as 0xf high with the appropriate register to the mWriteReg function. The correct result was observed when

the T_ready variable was high in the simulation. For this, the state of T_ready is observed in the while loop until T_ready is high in the code. When T_ready is high, the result of T is retrieved from the mReadReg function with the appropriate register value.

6. REALISTIC CONSTRAINTS AND CONCLUSIONS

6.1 Practical Application of This Project

Ground penetrating radar, which can be the application area of the study, is used to find objects buried in the ground in many different sectors. Especially in the detection of anti-personnel mines, radars used in the military field need to process the image and clear the confusion for target detection. Matrix decompositions to be implemented in the project are relatively simple algorithms for FPGA implementation, which are widely used in the processing of ground penetrating radar images. By implementing a successful image processing algorithm such as robust negative matrix decomposition on FPGA, a portable, inexpensive and fast solution will be developed directly on the radar.

6.2 Realistic Constarints

Many realistic constraints were encountered during the design. The fact that the data used is of floating-point type has been the most difficult part of the project. It both made it difficult to receive data on the Vitis interface and caused some situations such as the insufficient number of DSPs on the card in the Vivado interface, requiring the use of a special IP. Therefore, the operation of the project has slowed down. In addition, the fact that the project is within the scope of TUBITAK 1001 projects caused time to be lost due to the preparation of extra reports and presentations.

6.2.1 Social, environmental and economic impact

Ground penetrating radar is an extremely safe measurement method that does not require digging, used to find buried objects. It emerges as a very useful and safe technique in mine exploration for military purposes.

With the addition of suitable (low transaction cost and robust clutter) clutter removal and detection methods to be developed for the mobile system, the whole system will find a wide market opportunity as a compact, mobile and low-cost product, and will appeal to civilian or military users from all walks of life. The ability of these application to implement on FPGA and SoC will provide great advantages in terms of speed.

6.2.2 Cost analysis

In this project, all the steps implemented on the computer and hardware devices are planned to be used. The programs that will be used are provided by ITU and Xilinx. A junior engineer's salary is assumed to be 5\$/hour. The project will take 28 weeks with respect to EHB4901E and EHB4902E lectures AKTSs. Salary = 5\$ * 5.5 hour * 28 weeks = 770 \$ for per student ZedBoard Zynq-7000 ARM/FPGA SoC Development Board = 500\$ Sum = 1270 \$

6.2.3 Standards

Throughout the project, hardware designs were based on IEEE's Verilog and VHDL standards and IEEE-754 Floating-Point standard. Likewise, the C model was completed with reference to the C99 standard. In addition, TUBITAK Standards were complied with.

6.2.4 Health and safety concerns

OnSite Effective with a Low Cost, Portable Ground Penetrating Radar System Clutter Clearing and Targeting is an extremely safe measurement method for locating buried objects. It is a very useful and safe technique in military mining exploration.

6.3 Future Work and Recommendations

In order to improve this project, the steps applied with float value can also be applied with double values. In addition, in order to speed up the RNMF algorithm at the moment, the hardware part can be designed for operations in other lines, such as matrix multiplication, division, shifting, etc., which are performed in hardware. Thus, the system will be accelerated even more.

6.4 Conclusion

With this project, it is aimed to accelerate the system by realizing the matrix multiplication, which is a frequently performed operation in software, of RNMF, which is a clutter removal algorithm. For this, first of all, it was necessary to transfer the data from the radar to the computer. In the Vitis environment, the data was read from the text file and transferred to the computer and made ready for processing. In the Vitis environment, the RNMF algorithm was run with the data from the text file. It has been seen that the longest-running operation is matrix multiplication. Therefore, this line of operation is intended to be implemented in hardware. Implementation of floating-point numbers in hardware is quite difficult compared to other data types. Therefore, a special design is required. Methods to do this have been investigated. It was decided that the most suitable method for this project is the existing Floating-Point IP Generator. A new private IP was designed using this custom IP located in Xilinx's own environment. Afterwards, a block design was created using the designed IP and Zynq-7000 processor. After the block design was synthesized, implanted and the bit file was produced, the system designed in the software part was used. Thus, the execution of the main code is accelerated and the number of clock cycles is reduced.

REFERENCES

- [1] Kuon, I., Tessier, R. and Rose, J., 2008. FPGA Architecture: Survey and Challenges.
- [2] Ashenden, P.J., 2007. Digital Design (VHDL): An Embedded Systems Approach Using VHDL, Morgan Kaufmann.

[3] XILINX, 2020, "Vivado Design Suite User Guide".

- [4] MathWorks, Design digital FPGA, SoC FPGA, or ASIC hardware, https:// www.mathworks.com/discovery/hardware-design.html. (accessed Jan. 02, 2023).
 - [5] Thomas, D.E. and Moorby, P.R., (2002). The Verilog® Hardware Description Language, Kluwer Academic Publishers.
 - [6]"ZedBoard Digilent Reference," *digilent.com.*, https://digilent.com/reference/programmable-logic/zedboard/start (accessed Dec. 27, 2023).
 - [7] Ishtiaq, A., Khan, M. U., Ali, S. Z., Habib, K., Samer, S., & Hafeez, E. (2021, January). A Review of System on Chip (SOC) Applications in Internet of Things (IOT) and Medical. In ICAME21, International Conference on Advances in Mechanical Engineering, Pakistan (pp. 1-10).
 - [8] Zynq-7000 ARM/FPGA SoC <u>https://www.digikey.com/en/products/detail/amd-</u> xilinx/XC7Z020-2CLG484I/3925763 (accessed Dec. 27, 2023).
 - [9] Design, M. B. D. (2012). Vivado Design Suite Reference Guide
 [10] L. Zhang, Z. Chen, M. Zheng, and X. He, "Robust nonnegative matrix factorization," *Frontiers of Electrical and Electronic Engineering in China*, vol. 6, no. 2, pp. 192–200, Feb. 2011, doi: 10.1007/s11460-011-0128-0.
 - [11] Xilinx, (2021). Vivado Design Suite Properties Reference Guide.
 - [12] Kumlu, D. ve Erer, I., (2018) "Clutter removal in GPR images using nonnegative matrix factorization", Journal of Electromagnetic Waves and

Applications, vol 32, no. 16, pp. 2055–2066, doi: https://doi.org/10.1080/09205071.2018.1489740

- [13] "Zynq-7000 SoC," Xilinx. <u>https://www.xilinx.com/products/silicon-</u> <u>devices/soc/zynq-7000.html</u>
- [14] Y.-X. Wang and Y.-J. Zhang, "Nonnegative Matrix Factorization: A Comprehensive Review," *IEEE Transactions on Knowledge and Data Engineering*, vol. 25, no. 6, pp. 1336–1353, Jun. 2013, doi: 10.1109/tkde.2012.51.
- [15] H. Zhou, Y. Wang, Q. Liu and Y. Wang, "RNMF-Guided Deep Network for Signal Separation of GPR Without Labeled Data," in IEEE Geoscience and Remote Sensing Letters, vol. 19, pp. 1-5, 2022, Art no. 3507705, doi: 10.1109/LGRS.2021.3099161.
- [16] D. Kumlu and I. Erer, (2020) "Improved Clutter Removal in GPR by Robust Nonnegative Matrix Factorization," in IEEE Geoscience and Remote Sensing Letters, vol. 17, no. 6, pp. 958-962, doi: 10.1109/LGRS.2019.2937749.

[17] N. B. Erichson, A. Mendible, S. Wihlborn, and J. N. Kutz, "Randomized nonnegative matrix factorization," *Pattern Recognition Letters*, vol. 104, pp. 1–7, Mar. 2018, doi: 10.1016/j.patrec.2018.01.007.

- [18] L. Du, X. Li and Y. -D. Shen, "Robust Nonnegative Matrix Factorization via Half-Quadratic Minimization," 2012 IEEE 12th International Conference on Data Mining, 2012, pp. 201-210, doi: 10.1109/ICDM.2012.39.
- [19] APU, A. P. U. (2012). XA Zynq-7000 All Programmable SoC First Generation Architecture.

[20] "UART Protocol", 2021, https://techdestek.net/2021/07/15/uart-protokolu/

[21] Fasi, M., & Mikaitis, M. (2021). Algorithms for stochastically rounded elementary arithmetic operations in IEEE 754 floating-point arithmetic. *IEEE Transactions on Emerging Topics in Computing*, 9(3), 1451-1466.

- [22] PG060, X. (2017). Floating-Point Operator V7. 1 LogicCore IP Product Guide.
- [23] Campos, N., Edirisinghe, E., Fatima, S., Chesnokov, S., & Lluis, A. (2023).
 Fpga implementation of a custom floating-point library.
 In *Proceedings of SAI Intelligent Systems Conference* (pp. 527-542).
 Springer, Cham.
- [24] Even, G., Mueller, S. M., & Seidel, P. M. (2000). A dual precision IEEE floating-point multiplier. *Integration*, 29(2), 167-180.
- [25] Louca, Cook and Johnson, "Implementation of IEEE single precision floating point addition and multiplication on FPGAs," 1996 Proceedings IEEE Symposium on FPGAs for Custom Computing Machines, 1996, pp. 107-116, doi: 10.1109/FPGA.1996.564761.
- [26] R. K. Kodali, S. K. Gundabathula and L. Boppana, "FPGA implementation of IEEE-754 floating point Karatsuba multiplier," 2014 International Conference on Control, Instrumentation, Communication and Computational Technologies (ICCICCT), 2014, pp. 300-304, doi: 10.1109/ICCICCT.2014.6992974.
- [27] K. Manolopoulos, D. Reisis and V. A. Chouliaras, "An efficient multiple precision floating-point multiplier," 2011 18th IEEE International Conference on Electronics, Circuits, and Systems, 2011, pp. 153-156, doi: 10.1109/ICECS.2011.6122237.
- [28] A. Akkas and M. J. Schulte, "A quadruple precision and dual double precision floating-point multiplier," Euromicro Symposium on Digital System Design, 2003. Proceedings., 2003, pp. 76-81, doi: 10.1109/DSD.2003.1231903.
- [29] H. Yamada, T. Hotta, T. Nishiyama, F. Murabayashi, T. Yamauchi and H. Sawamoto, "A 13.3ns double-precision floating-point ALU and multiplier," Proceedings of ICCD '95 International Conference on Computer Design. VLSI in Computers and Processors, 1995, pp. 466-470, doi: 10.1109/ICCD.1995.528909.

CURRICULUM VITAE



Name Surname

: Çisem KURT

Place and Date of Birth	: Gönen -Turkey, 1999

E-Mail : cisemkurt99@gmail.com

: Istanbul Technical University- Electronics and Education: • B.Sc. Communication Engineering (2020-2023)

: 07.2021 – 08.2021 İTÜ Embedded System Design **Professional Experience** Lab. Internship 08.2021 - 09.2021 Tekhnelogos Software - Hardware Design Engineer Intern 10.2021 - 03.2022 Tekhnelogos Software - Hardware

Time Design Engineer

Part Time Design Engineer 03.2022 - Present Turkish Aerospace (TUSAŞ) - Part



Name Surname : M. Furkan ERTURAL **Place and Date of Birth** : İstanbul - Turkey, 1997 E-Mail : <u>fertural@gmail.com</u> : Istanbul Technical University- Electronics and Education: • B.Sc. Communication Engineering (2018-2023) **Professional Experience** : 07.2021 – 08.2021 ITU Embedded System Design Lab. Internship 2021 - 2022: Embedded Sofware Systems Developer at TUBITAK RUTE, Part-Time Research Engineer 2022 - 2022: Sofware Developer at SIEMENS-ADVANTA, Part-Time Software Developer

CURRICULUM VITAE