

Electromagnetic Analysis Attack on an FPGA Implementation of an Elliptic Curve Cryptosystem

E. De Mulder, P. Buysschaert, S. B. Örs, P. Delmotte,
B. Preneel, G. Vandenbosch and I. Verbauwhede, *Member, IEEE*

Abstract—This paper presents simple (SEMA) and differential (DEMA) electromagnetic analysis attacks on an FPGA implementation of an elliptic curve processor. Elliptic curve cryptography is a public key cryptosystem that is becoming increasingly popular. Implementations of cryptographic algorithms should not only be fast, compact and power efficient, but they should also resist side channel attacks. One of the side channels is the electromagnetic radiation out of an integrated circuit. Hence it is very important to assess the vulnerability of implementations of cryptosystems against these attacks. A SEMA attack on an unprotected implementation can find all the key bits with only one measurement. We also describe a DEMA attack on an improved implementation and demonstrate that a correlation analysis requires 1000 measurements to find the key bits.

Keywords—Elliptic Curve Cryptosystems, side channel attacks, SEMA, DEMA

I. INTRODUCTION

Keeping information secret and authentic is a very old concern, but the exponential growth of technology exacerbates the need for secure communication. Cryptographic algorithms and protocols are essential in protecting the confidentiality and authentication of data; they replace the problem of protecting information by protecting short cryptographic keys.

Ironically, the very same technology which forms the basis for the higher demand in security has a few annoying side effects. Kocher introduced the use of side channels to break a cryptosystem [1], [2]. He suggested to derive information on secret keys by measuring the execution time and the power consumption of implementations of cryptosystems. With this idea, cryptanalysis no longer focuses exclusively on the mathematical aspects but also evaluates weaknesses of implementations. The three main physical properties of cryptographic modules can be exploited in side channel attacks: power consumption, timing and electromagnetic radiation. Others such as sound and heat are currently being explored but seem less promising.

Elliptic Curve Cryptography (ECC) was proposed independently by Miller [3] and Koblitz [4] in the 1980s. Since then a considerable amount of research has been performed on secure and efficient ECC implementations.

This article reports on the first implementation of an electromagnetic analysis (EMA) attack on a hardware implementation of an elliptic curve (EC) processor with a key length of 160 bits [5]. Earlier work (discussed in Section II) is either

theoretical or presents attacks on software implementations for 8-bit smart cards. The main difference between our implementation of an EC processor and these software implementations is that in our hardware all operations are done in parallel. Hence the number of bit transitions during every clock cycle can be up to 160, compared to 8 for a smart card. This implies that predictions of the transitions are much harder. In order to detect the effect of any bit changes we have to increase the number of measurements by a factor of 20 or more.

This paper is organized as follows: In Section II we discuss the previous work on EMA attacks, section III summarizes the mathematical background needed to understand the proposed work, in Section IV we describe our measurement setup, finally in Section V and VI we present the SEMA and DEMA attacks results on the EC processor. We conclude the paper and discuss further work in Sect. VII.

II. PREVIOUS WORK

It is well known that the US government has been aware of electromagnetic leakage since the 1950s. The resulting standards are called TEMPEST; partially available in [10]. The first published papers are work of Quisquater and Samyde [11] and the Gemplus team [12]. Quisquater and Samyde showed that it is possible to measure the electromagnetic radiation from a smart card. Quisquater also introduced the terms Simple EMA (SEMA) and Differential EMA (DEMA). The work of Gemplus deals with experiments on DES, RSA and COMP-128. They mentioned that EM radiation can also exploit local information and, although more noisy, the measurements can be performed from a distance. According to Agrawal *et al.* there are two types of radiations: intentional and unintentional [13], [14]. The first type results from direct current flows. The second type is caused by various couplings, modulations (AM and FM), etc. The real advantage of EM over other side channel attacks lies in exploring unintentional radiations [13], [14]. More precisely, EM leakage consists of multiple channels.

More theoretical considerations are also given by Chari *et al.* in [15]. They discussed so-called template attacks in which the attacker uses a device that is identical to the target device. The authors themselves came up with an even stronger approach afterwards. Namely, an attacker can also focus on a combination of two or more side channels. Agrawal *et al.* defined these so-called multi-channel attacks in which the side channels are not necessarily of a different kind [16].

Mangard also showed that near-field EM attacks can be conducted with a simple hand-made coil in [18]. He also demonstrated that measuring the far-field emissions of a smart card also suffices to determine the secret key. Carrier *et al.*

Elke De Mulder is and Siddika Berna Örs was with K.U.Leuven, Dept. ESAT, Kasteelpark Arenberg 10, B-3001 Leuven, Belgium, email: edemulde@esat.kuleuven.ac.be. They were funded by research grants of the Katholieke Universiteit Leuven, Belgium. This work was supported in part by the FWO "Identification and Cryptography" project (G.0141.03), the FWO "Security for ambient intelligent systems" project (G.0450.04) and by the EU IST-SCARD project. We also thank E. Dewitte, N. Mentens and L. Batina

showed that EM side channels from an FPGA implementation of AES can be effectively used by an attacker to retrieve some secret information in [19].

Up to now, most papers on EMA applied similar techniques as PA while apparently much more information is available to be explored. It is likely that future work will also deal with combinations of EMA with other side channel attacks.

III. MATHEMATICAL BACKGROUND

A. Elliptic curves over $GF(p)$

The public key cryptosystem implemented on the FPGA is the elliptic curve cryptosystem. An elliptic curve E is expressed in terms of the Weierstrass equation: $y^2 = x^3 + ax + b$, where $a, b \in GF(p)$ with $4a^3 + 27b^2 \neq 0 \pmod{p}$. The inverse of the point $P = (x_1, y_1)$ is $-P = (x_1, -y_1)$. The sum $P + Q$ of the points $P = (x_1, y_1)$ and $Q = (x_2, y_2)$ (assume that $P, Q \neq \mathcal{O}$, and $P \neq \pm Q$) is the point $R = (x_3, y_3)$ where $x_3 = \lambda^2 - x_1 - x_2$, $y_3 = (x_1 - x_3)\lambda - y_1$, $\lambda = \frac{y_2 - y_1}{x_2 - x_1}$. For $P = Q$, the “doubling” formulae are: $x_3 = \lambda^2 - 2x_1$, $y_3 = (x_1 - x_3)\lambda - y_1$, $\lambda = \frac{3x_1^2 + a}{2y_1}$. The point at infinity \mathcal{O} plays a role analogous to that of the number 0 in ordinary addition. Thus, $P + \mathcal{O} = P$ and $P + (-P) = \mathcal{O}$ for all points P . The points on an elliptic curve together with the operation of “addition” form an Abelian group. Then it is straightforward to introduce the point or scalar multiplication as main operation for ECC. This operation can be calculated by using double-and-add algorithm as shown in Algorithm 1. For details see [3], [4]. The goal is

Algorithm 1. Elliptic Curve Point Multiplication

Require: EC point $P = (x, y)$, integer k , $0 < k < M$,
 $k = (k_{l-1}, k_{l-2}, \dots, k_0)_2$, $k_{l-1} = 1$ and M

Ensure: $Q = (x', y') = [k]P$

```

1:  $Q \leftarrow P$ 
2: for  $i$  from  $l - 2$  downto 0 do
3:    $Q \leftarrow 2Q$ 
4:   if  $k_i = 1$  then
5:      $Q \leftarrow Q + P$ 
6:   end if
7: end for
```

to guess the key bits k_i because by finding them, the algorithm is broken.

B. Electromagnetic Analysis Attack

Nowadays, CMOS is by far the most commonly used technology to implement digital integrated circuits. A CMOS-gate consists of a pull-up network with p-MOS transistors and a pull-down network with n-MOS transistors. Those networks are complementary: when the input is stable, only one of the two networks conducts [6]. The most simple logic gate is an inverter; its power consumption is representative for all logic ports and gives a general image of the power consumption in a CMOS circuit. During the functioning of the inverter, 3 types of power consumption can be distinguished. The leakage current, the current that flows from the power source to the ground during the switching from 0 to 1 (short-circuit current) and the current used to charge and discharge the different capacitors in a digital network (dynamic power consumption). The last one causes the biggest power consumption in present

designs. Important to note is that these capacitors are necessary to maintain the two different logic levels. In addition, all capacitors for each gate differ, which results in a different power consumption of the different gates according to the data being processed. The sudden current pulse that occurs during the transition of the output of a CMOS gate causes a variation of the electromagnetic field surrounding the chip; this can be monitored for example by inductive probes which are particularly sensitive to the related impulsions. When using a loop antenna, the voltage induced by the current equals: $V = -\frac{d\phi}{dt}$ and $\phi = \iint \vec{B} \cdot d\vec{A}$, where V is the probe's output voltage, ϕ the magnetic flux sensed by probe, t is the time, \vec{B} is the magnetic field and \vec{A} is the area that it penetrates.

Two types of electromagnetic analysis attacks are distinguished. In a *simple electromagnetic analysis* (SEMA) attack, an attacker uses the information from one electromagnetic radiation measurement directly to determine (parts of) the secret key. In a *differential electromagnetic analysis* (DEMA) attack, many measurements are used in order to filter out noise and the key is derived using a statistical analysis. A SEMA attack is typically used when there is a conditional branch in the algorithm, which results in a different radiation pattern whenever the branch is taken. A DEMA attack uses the property that processing different data needs a distinct amount of power and radiates a different field.

C. Correlation Analysis

In DEMA, an attacker uses a hypothetical model of the attacked device. The quality of this model is dependent on the knowledge of the attacker. The model is used to predict several values for the electromagnetic radiation of a device, which are compared to the real, measured electromagnetic radiation of the device. Comparisons are performed by applying statistical methods on the data. Among others, the most popular are the *distance-of-mean test* and the *correlation analysis*. For the correlation analysis, the model predicts the amount of side channel leakage for a certain moment of time in the execution. These predictions are correlated to the real electromagnetic radiation. The correlation can be measured using the Pearson correlation coefficient [9]. Let t_i denote the i th measurement data (i.e. the i th trace) and T the set of traces. Let p_i denote the prediction of the model for the i th trace and P the set of such predictions. Then we calculate $C(T, P) = \frac{E(T \cdot P) - E(T) \cdot E(P)}{\sqrt{Var(T) \cdot Var(P)}} - 1 \leq C(T, P) \leq 1$, where $E(T)$ denotes the expectation (average) trace of the set of traces T and $Var(T)$ denotes the variance of a set of traces T . T and P are said to be uncorrelated, if $C(T, P)$ equals zero. Otherwise, they are said to be correlated. If their correlation is high, i.e. if $C(T, P)$ is close to +1 or -1, it is usually assumed that the prediction of the model, and thus the key hypothesis, is correct.

IV. MEASUREMENT SETUP

Figure 1 shows the most important part of our measurement setup: the VIRTEX FPGA which is under attack. Because the field surrounding the chip is mainly a magnetic field in the near field, a loop antenna is used to pick up the variations of the field. Our setup consists of essentially two boards [20]. The main board is responsible for interfacing to the PC via the parallel port. It is connected with the XILINX parallel

cable in order to program the VIRTEX FPGA and it provides some LEDs, switches and buttons for testing purposes. The daughter board itself just carries the VIRTEX FPGA, it allows to access some pins for triggering and to measure the power consumption of the VIRTEX FPGA in a convenient way.




Fig. 1. The measurement setup. The loop antenna is placed parallel with the FPGA.

V. SEMA ATTACK ON AN FPGA IMPLEMENTATION OF AN EC PROCESSOR

The EM radiation trace of a 160-bit EC point multiplication is shown in Fig 2 [21]. The SEMA attack is implemented on the EC processor published in [5], [22] which uses Algorithm 1 for EC point multiplication. It can be derived from Fig. 2 that the key used during this measurement is 11001100, because there is difference between the EM radiation traces of the EC point addition and doubling. The SEMA attack was successful because of the conditional branch in Step 4 of Algorithm 1.




Fig. 2. Electromagnetic radiation trace of a 160-bit EC point multiplication with double-and-add algorithm.

As a countermeasure to this attack we implemented the EC point multiplication by using the always double and add algorithm from [23]. Algorithm 2 shows that the EC point addition is executed independently from the value of the key bits. One EM radiation measurement will not reveal the key bits.

Algorithm 2. Elliptic Curve Point Multiplication, always double and add

Require: EC point $P = (x, y)$, integer k , $0 < k < M$,
 $k = (k_{l-1}, k_{l-2}, \dots, k_0)_2$, $k_{l-1} = 1$ and M

Ensure: $Q = (x', y') = [k]P$

```

1:  $Q \leftarrow P$ 
2: for  $i$  from  $l-2$  downto  $0$  do
3:    $Q_1 \leftarrow 2Q$ 
4:    $Q_2 \leftarrow Q_1 + P$ 
5:   if  $k_i = 1$  then
6:      $Q \leftarrow Q_2$ 
7:   else
8:      $Q \leftarrow Q_1$ 
9:   end if
10: end for

```

VI. DEMA ATTACK ON AN FPGA IMPLEMENTATION OF AN EC PROCESSOR

The target for our DEMA attack is the second most significant bit (MSB) of the key, k_{l-2} , in Algorithm 2. If $k_{l-2} = 0$, then Q will be updated by $2P$, otherwise by $3P$ at step 5 in Algorithm 2.

In the first step of our attack, we have produced a so-called EM radiation file. For this purpose, N random points were chosen on the EC and one fixed, but random key. We have let the FPGA execute N point multiplications of N EC points, P_i , $i = 1, \dots, N$ with the same key, k as $Q_i = [k]P_i$. We will attack the circuit at the time the coordinates of Q_1 is updated for the second time at step 3 of Algorithm 2. With these measurements, a $N \times 2\,000\,000$ matrix, M_1 is produced. We have applied a pre-processing technique to reduce the amount of measurement data in every clock cycle. We have found the maximum value of the measurement data in each clock cycle and stored them in matrix M_2 . Because the clock frequency of the function generator we have used for our experiments was slightly differing during the measurements the number of points in one clock cycle, D_i has to be found. In order to compute D_i we have to know the exact clock frequency. For this we have calculated the DFT of each measurement. Figure 3 shows the first measurement after taking the maximum value in every clock cycle.

We have implemented the EC point multiplication with Algorithm 2 in the C programming language. The C program computes N EC point multiplications with N EC points and the key. The EC points and the key are the same as the ones given to the FPGA. During the execution of the EC point multiplications, the C program computes the number of bits that change from 0 to 1 and from 1 to 0 in some registers at the corresponding steps to the five spikes shown in Fig. 3. The number of transitions is used as the EM radiation prediction.

We have predicted the EM radiation of the events which corresponds to the five spikes shown in Fig. 3 for $k_{l-2} = 0$ and $k_{l-2} = 1$ for each measurement and stored them in M_3 . Now we can learn the right value of k_{l-2} by finding the correlations between M_3 and M_2 . There will be two values for each spike, one for the guess that the key-bit is 0, one for the guess that the key-bit is 1. The correlations for spike 5 give us the correct key-bit by using only 1000 measurements. The correlation for the guess that the key-bit is 1 is much higher than the correlation for the other guess as shown in Fig. 4.




Fig. 3. The EM trace of the 1-st measurement after taking the maximum value in every clock cycle




Fig. 4. The change in correlation for the fifth spike according to the number of measurements for each guess.

After 1000 measurements, the correlation for the $k_{l-2} = 1$ guess starts to differ from the correlation for the $k_{l-2} = 0$ guess. The correlation for the $k_{l-2} = 1$ guess starts to rise, for the $k_{l-2} = 0$ guess the correlation stays around 0.

VII. CONCLUSIONS AND FURTHER WORK

In this paper we have presented a simple (SEMA) and differential (DEMA) electromagnetic analysis attack on an FPGA implementation of an elliptic curve processor. As a result of a SEMA attack on an unprotected implementation we can find all the key bits using just one measurement. Then we have conducted DEMA attack on the always double and add implementation and have shown that it is possible to find the key bits by making more measurements and using correlation analysis. Our attacks show that electromagnetic attacks form a realistic threat for a broad range of cryptographic hardware implementations. Further work is necessary to optimize these attacks using more sophisticated antennas and signal processing techniques. On the other hand, system designers and cryptographers should jointly develop, implement and evaluate additional countermeasures against side channel attacks; these can consist of frequent key updates, and various masking and de-correlation approaches.

REFERENCES

- [1] P. Kocher, "Timing attacks on implementations of Diffie-Hellman, RSA, DSS and other systems," in *Advances in Cryptology: Proceedings of CRYPTO'96*, N. Koblitz, Ed., 1996, vol. 1109 of *LNCS*, pp. 104–113, Springer-Verlag.
- [2] P. Kocher, J. Jaffe, and B. Jun, "Differential power analysis," in *Advances in Cryptology: Proceedings of CRYPTO'99*, M. Wiener, Ed., 1999, vol. 1666 of *LNCS*, pp. 388–397, Springer-Verlag.
- [3] V. Miller, "Uses of elliptic curves in cryptography," in *Advances in Cryptology: Proceedings of CRYPTO'85*, H. C. Williams, Ed., 1985, vol. 218 of *LNCS*, pp. 417–426, Springer-Verlag.
- [4] N. Koblitz, "Elliptic curve cryptosystem," *Math. Comp.*, vol. 48, pp. 203–209, 1987.
- [5] S. B. Örs, L. Batina, B. Preneel, and J. Vandewalle, "Hardware implementation of an elliptic curve processor over $GF(p)$," in *IEEE 14th International Conference on Application-specific Systems, Architectures and Processors (ASAP)*, 2003, pp. 433–443.
- [6] S.-M. Kang and Y. Leblebici, *CMOS Digital Integrated Circuits: Analysis and Design*, McGraw Hill, 2002.
- [7] R. A. Serway, *Physics for scientists and engineers*, Saunders Golden sunburst series, Saunders college publishing, 1996.
- [8] L. W. Couch, *Digital and Analog Communication Systems*, Prentice Hall, 1997.
- [9] G. M. Clarke and D. Cooke, *A basic course in statistics*, Arnold London, 4th edition, 1998.
- [10] NSA, "NSA TEMPEST Documents," <http://www.cryptome.org/nsa-tempest.htm>.
- [11] J.-J. Quisquater and D. Samyde, "Electromagnetic analysis (EMA): Measures and counter-measures for smart cards," in *Proceedings of the International Conference on Research in Smart Cards: Smart Card Programming and Security (E-smart)*, I. Attali and T. Jensen, Eds., 2001, vol. 2140 of *LNCS*, pp. 200–210, Springer-Verlag.
- [12] K. Gandolfi, C. Moutrel, and F. Olivier, "Electromagnetic analysis: Concrete results," in *Proceedings of 3rd International Workshop on Cryptographic Hardware and Embedded Systems (CHES)*, Ç. K. Koç, D. Naccache, and C. Paar, Eds., 2001, vol. 2162 of *LNCS*, pp. 255–265, Springer-Verlag.
- [13] D. Agrawal, B. Archambeault, J. R. Rao, and P. Rohatgi, "The EM side-channel(s): Attacks and assessment methodologies," in *Proceedings of the 4th International Workshop on Cryptographic Hardware and Embedded Systems (CHES)*, B. S. Kaliski Jr., Ç. K. Koç, and C. Paar, Eds., 2002, vol. 2523 of *LNCS*, pp. 29–45, Springer-Verlag.
- [14] D. Agrawal, B. Archambeault, S. Chari, J. R. Rao, and P. Rohatgi, "Advances in side-channel cryptanalysis," *RSA Laboratories Cryptobytes*, vol. 6, no. 1, pp. 20–32, Spring 2003.
- [15] S. Chari, J. R. Rao, and P. Rohatgi, "Template attacks," in *Proceedings of the 4th International Workshop on Cryptographic Hardware and Embedded Systems (CHES)*, B. S. Kaliski Jr., Ç. K. Koç, and C. Paar, Eds., 2002, vol. 2523 of *LNCS*, pp. 172–186, Springer-Verlag.
- [16] D. Agrawal, J. R. Rao, and P. Rohatgi, "Multi-channel attacks," in *Proceedings of the 5th International Workshop on Cryptographic Hardware and Embedded Systems (CHES)*, C. Walter, Ç. K. Koç, and C. Paar, Eds., 2003, vol. 2779 of *LNCS*, pp. 2–16, Springer-Verlag.
- [17] C. D. Walter and S. Thompson, "Distinguishing exponent digits by observing modular subtractions," in *Proceedings of Topics in Cryptology - CT-RSA*, D. Naccache, Ed., 2001, vol. 2020 of *LNCS*, pp. 192–207, Springer-Verlag.
- [18] S. Mangard, "Exploiting radiated emissions - EM attacks on cryptographic ICs," in *Proceedings of Austrochip*, 2003.
- [19] V. Carlier, H. Chabanne, E. Dohat, and H. Pelletier, "Electromagnetic side channels of an FPGA implementation of AES," *Cryptology ePrint Archive-2004/145*, 2004, <http://eprint.iacr.org/>.
- [20] S. B. Örs, E. Oswald, and B. Preneel, "Power-analysis attacks on an FPGA - first experimental results," in *Proceedings of the 5th International Workshop on Cryptographic Hardware and Embedded Systems (CHES)*, C. Walter, Ç. K. Koç, and C. Paar, Eds., 2003, vol. 2779 of *LNCS*, pp. 35–50, Springer-Verlag.
- [21] P. Buysschaert and E. De Mulder, "Elektromagnetische analyse (EMA) van een FPGA implementatie van een elliptische krommen cryptosysteem," M.S. thesis, K.U.Leuven, Departement Elektrotechniek - ESAT, Kasteelpark Arenberg 10, B 3001 Heverlee, Belgium, May 2004.
- [22] S. B. Örs, L. Batina, B. Preneel, and J. Vandewalle, "Hardware implementation of an elliptic curve processor over $GF(p)$ with montgomery modular multiplier," *International Journal of Embedded Systems*, February 2005.
- [23] J.-S. Coron, "Resistance against differential power analysis for elliptic curve cryptosystems," in *Proceedings of the 1st International Workshop on Cryptographic Hardware and Embedded Systems (CHES)*, Ç. K. Koç and C. Paar, Eds., 1999, vol. 1717 of *LNCS*, pp. 292–302, Springer-Verlag.