

The SpecC Methodology

Andreas Gerstlauer

Center for Embedded Computer Systems



University of California, Irvine

<http://www.cecs.uci.edu/~SpecC/>




Outline

- **System design**
- **SpecC design methodology**
- **Specification model**
- **Architecture model**
- **Communication model**
- **Implementation model**
- **Summary & Conclusions**




Specification Model

- **High-level, abstract model**
 - Pure system functionality
 - Algorithmic behavior
 - No implementation details
- **No implicit structure / architecture**
 - Behavioral hierarchy
- **Untimed**
 - Executes in zero (logical) time
 - Causal ordering
 - Events only for synchronization



The SpecC Methodology Copyright ©2001 A. Gerstlauer CEC8 5

Specification Model Example



Design hierarchy:

```

behavior Design() {
    int v1;
    B1 b1( v1 );
    B2B3 b2b3( v1 );
    void main(void) {
        b1.main();
        b2b3.main();
    }
}

behavior B2B3( in int v1 ) {
    int v2;
    event e2;
    B2 b2( v1, v2, e2 );
    B3 b3( v1, v2, e2 );
    void main(void) {
        par {
            b2.main(); b3.main();
        }
    }
}

```

Leaf behaviors:

```

behavior B1( out int v1 ) {
    void main(void) {
        ...
        v1 = ...
    }
}

behavior B2( in int v1,
            out int v2,
            out event e2 ) {
    void main(void) {
        ...
        v2 = f2( v1, ... );
        notify( v2 );
        ...
    }
}


behavior B3( in int v1,
            in int v2,
            in event e2 ) {
    void main(void) {
        ...
        wait( e2 );
        f3( v1, v2, ... );
        ...
    }
}

```

The SpecC Methodology Copyright ©2001 A. Gerstlauer CEC8 6

Specification Model Example (2)

- **Message-passing communication**
 - Abstract communication
 - Encapsulate communication



Blocking, unbuffered message-passing channel:

```
interface Isend {
    void send( void *d, int size );
};

interface Irecv {
    void recv( void *d, int size );
};

channel ChMP() implements ISend, IRecv {
    void send( void *d, int size ) { ... }
    void recv( void *d, int size ) { ... }
};
```

```
behavior B2( in int v1,
            Isend c2) {
    void main(void) {
        ...
        v2 = f2( v1, ... );
        c2.send( &v2, sizeof(v2) );
        ...
    }
};

behavior B3( in int v1,
            IRecv c2) {
    void main(void) {
        ...
        c2.recv( &v2, sizeof(v2) );
        f3( v1, v2, ... );
        ...
    }
};


behavior B2B3( in int v1 ) {
    ChMP c2();
    B2 b2( v1, c2 );
    B3 b3( v1, c2 );
    void main(void) {
        par {
            b2.main(); b3.main();
        }
    }
};
```

The SpecC Methodology

Copyright ©2001 A. Gerstlauer  7



Architecture Exploration

- **Component allocation / selection**
- **Behavior partitioning**
- **Variable partitioning**
- **Scheduling**



The SpecC Methodology

Copyright ©2001 A. Gerstlauer  8



Model after Behavior Partitioning (2)

```

behavior PE1( int v1,
              ISend cb13,
              ISend c2,
              IRecv cb34) {
    B1 b1 ( v1 );
    B2B3 b2b3( v1, cb13, c2, cb34 );

    void main(void) {
        b1.main();
        b2b3.main();
    };
}

behavior B2B3( in int v1,
                ISend cb13,
                ISend c2,
                IRecv cb34 ) {
    B2 b2 ( v1, c2 );
    B3stub b3stub( cb13, cb34 );

    void main(void) {
        par {
            b2.main(); b3stub.main();
        };
    };
}

behavior B3stub( ISend cb13,
                 IRecv cb34 ) {
    BSnd b13snd( cb13 );
    BRcv b34rcv( cb34 );

    void main(void) {
        b13snd.main();
        b34rcv.main();
    };
}

```

```

behavior PE2( in int v1,
              IRecv cb13,
              IRecv c2,
              ISend cb34) {
    BRcv b13rcv( cb13 );
    B3 b3 ( v1, c2 );
    BSnd b34snd( cb34 );

    void main(void) {
        b13rcv.main();
        b3.main();
        b34snd.main();
    };
}

```

```

behavior Design() {
    int v1;
    ChMP cb13(), c2(), cb34();

    PE1 pe1( v1, cb13, c2, cb34 );
    PE2 pe2( v1, cb13, c2, cb34 );

    void main(void) {
        par {
            pe1.main();
            pe2.main();
        }
    }
}

```

The SpecC Methodology


Copyright ©2001 A. Gerstlauer



11

Variable Partitioning

- **Shared memory vs. message passing implementation**
 - Map global variables to local memories
 - Communicate data over message-passing channels





The SpecC Methodology

Copyright ©2001 A. Gerstlauer



12



Estimated Execution Time

- **Estimate execution time**
 - Target execution delay
 - Timing budget
- **Annotate leaf behaviors**
 - Logical simulation time
 - Synthesis constraints
- **Granularity**
 - Behavior level
 - Basic block level


```
behavior B2( in int v1,
             ISend c2)
{
    void main(void) {
        ...
        waitfor( delay );
        if( ... ) {
            ...
            waitfor( delay );
        }
        else {
            ...
            waitfor( delay );
        }
        ...
        waitfor( delay );
        c2.send( ... );
        ...
        waitfor( delay );
        while( ... ) {
            ...
            waitfor( delay );
        }
        ...
        waitfor( delay );
    }
};
```

The SpecC Methodology

Copyright ©2001 A. Gerstlauer  15

Scheduling



- **Serialize behavior execution on components**







- **Static scheduling**
 - Fixed behavior execution order
 - Flattened behavior hierarchy
- **Dynamic scheduling**
 - Pool of tasks
 - Scheduler, abstracted OS

The SpecC Methodology

Copyright ©2001 A. Gerstlauer  16







Model after Channel Partitioning (3)

Components:

```
behavior PE1( IBus bus1)
{
    int v1;
    B1    b1    ( v1 );
    B13Snd b13snd( v1, bus1 );
    B2    b2    ( v1, bus1 );
    B34Rcv b34rcv( bus1 );

    void main(void) {
        b1.main();
        b13snd.main();
        b2.main();
        b34rcv.main();
    }
};

behavior PE2( IBus bus1)
{
    int v1;
    B13Rcv b13rcv( bus1, v1 );
    B3    b3    ( v1, bus1 );
    B34Snd b34snd( bus1 );

    void main(void) {
        b13rcv.main();
        b3.main();
        b34snd.main();
    }
};
```

Design top level:

```
behavior Design()
{
    Bus1 bus1();

    PE1 pe1( bus1 );
    PE2 pe2( bus1 );

    void main(void) {
        par {
            pe1.main();
            pe2.main();
        }
    }
};
```


The SpecC Methodology

Copyright ©2001 A. Gerstlauer



23

Protocol Insertion





- **Insert protocol layer**
 - Protocol channel
- **Create application layer**
 - Implement message-passing over bus protocol
- **Replace bus channel**
 - Hierarchical bus channel

The SpecC Methodology

Copyright ©2001 A. Gerstlauer



24



Double Handshake Protocol Layer

Master Interface:

```
void masterWrite( bit[15:0] a, bit[31:0] d ) {
    do {
        t1: address = a;
        data = d;
        waitfor( 5 ); // estimated delay
        t2: ready.set( 1 );
        ack.waituntil( 1 );
        t3: waitfor( 10 ); // estimated delay
        t4: ready.set( 0 );
        ack.waituntil( 0 );
    } timing { // timing constraints
        range( t1; t2; 5; 15 );
        range( t3; t4; 10; 25 );
    }
}
void masterRead( bit[15:0] a, bit[31:0] *d ) {
    do {
        t1: address = a;
        waitfor( 5 ); // estimated delay
        t2: ready.set( 1 );
        ack.waituntil( 1 );
        t3: *d = data;
        waitfor( 15 ); // estimated delay
        t4: ready.set( 0 );
        ack.waituntil( 0 );
    } timing { // timing constraints
        range( t1; t2; 5; 15 );
        range( t3; t4; 10; 25 );
    }
}
```

Slave Interface:


```
void slaveWrite( bit[15:0] a, bit[31:0] d ) {
    do {
        t1: ready.waituntil( 1 );
        t2: if( a != address ) goto t1;
        data = d;
        waitfor( 12 ); // estimated delay
        t3: ack.set( 1 );
        ready.waituntil( 0 );
        t4: waitfor( 7 ); // estimated delay
        t5: ack.set( 0 );
    } timing { // timing constraint
        range( t2; t3; 10; 20 );
        range( t4; t5; 5; 15 );
    }
}
void slaveRead( bit[15:0] a, bit[31:0] *d ) {
    do {
        t1: ready.waituntil( 1 );
        t2: if( a != address ) goto t1;
        *d = data;
        waitfor( 12 ); // estimated delay
        t3: ack.set( 1 );
        ready.waituntil( 0 );
        t4: waitfor( 7 ); // estimated delay
        t5: ack.set( 0 );
    } timing { // timing constraint
        range( t2; t3; 10; 20 );
        range( t4; t5; 5; 15 );
    }
}
```

The SpecC Methodology

Copyright ©2001 A. Gerstlauer  27



Application Layer

➤ Implement abstract message-passing over protocol



The SpecC Methodology

Copyright ©2001 A. Gerstlauer  28



Model after Protocol Insertion (2)

Components:

```
behavior PE1( IBusMaster bus1)
{
    int v1;
    B1 b1( v1 );
    B13Snd b13snd( v1, bus1 );
    B2 b2( v1, bus1 );
    B34Rcv b34rcv( bus1 );

    void main(void) {
        b1.main();
        b13snd.main();
        b2.main();
        b34rcv.main();
    };
}

behavior PE2( IBusSlave bus1)
{
    int v1;
    B13Rcv b13rcv( bus1, v1 );
    B3 b3( v1, bus1 );
    B34Snd b34snd( bus1 );

    void main(void) {
        b13rcv.main();
        b3.main();
        b34snd.main();
    };
}
```

Top level:

```
behavior Design()
{
    DoubleHandshakeBus bus1();

    PE1 pe1( bus1 );
    PE2 pe2( bus1 );

    void main(void) {
        par {
            pe1.main();
            pe2.main();
        }
    };
}
```

Model after Protocol Insertion (3)

PE1 leaf behaviors:

```
// PE1
behavior B2( in int v1, IBusMaster bus )
{
    void main(void) {
        ...
        bus.masterSend( C2, ... );
        ...
    };
}

behavior B13Snd( in int v1, IBusMaster bus )
{
    void main(void) {
        bus.masterSend( CB13, &v1, sizeof(v1) );
    };
}



behavior B13Rcv( IBusMaster bus )
{
    void main(void) {
        bus.masterRecv( CB34, 0, 0 );
    };
}
```

PE2 leaf behaviors:

```
// PE2
behavior B3( in int v1, IBusSlave bus )
{
    void main(void) {
        ...
        bus.slaveRecv( C2, ... );
        ...
    };
}

behavior B13Rcv( IBusSlave bus, out int v1 )
{
    void main(void) {
        bus.slaveRecv( CB13, &v1, sizeof(v1) );
    };
}

behavior B34Snd( IBusSlave bus )
{
    void main(void) {
        bus.slaveSend( CB34, 0, 0 );
    };
}
```



Model after Inlining (PE1)

```

channel PE1BusInterface( out bit[15:0] addr,
                        bit[31:0] data,
                        OSignal ready,
                        ISignal ack )
  implements IProtocolMaster
{
  void masterWrite( bit[15:0] a, bit[31:0] d ) {
    ...
  }
  void masterRead( bit[15:0] a, bit[31:0] *d ) {
    ...
  };
}

channel PE1BusDriver( out bit[15:0] addr,
                      bit[31:0] data,
                      OSignal ready,
                      ISignal ack )
  implements IBusMaster
{
  PE1BusInterface protocol( addr, data, ready, ack );
  void masterSend(int addr, void* d, int size) {
    for( ; size > 0; size -= 4, ((long*)d)++ ) {
      protocol.masterWrite( addr, (long*)d );
      waitfor( ... );
    }
  }
  void masterReceive(int addr, void* d, int size) {
    for( ; size > 0; size -= 4, ((long*)d)++ ) {
      protocol.masterRead( addr, (long*)d );
      waitfor( ... );
    }
  };
}

behavior PE1( out bit[15:0] addr,
              bit[31:0] data,
              OSignal ready,
              ISignal ack )
{
  PE1BusDriver bus( addr, data,
                    ready, ack );
  int v1;
  B1   b1   ( v1 );
  B13Snd b13snd( v1, bus );
  B2   b2   ( v1, bus );
  B34Rcv b34rcv( bus );

  void main(void) {
    b1.main();
    b13snd.main();
    b2.main();
    b34rcv.main();
  }
}

```

The SpecC Methodology

Copyright ©2001 A. Gerstlauer  35

Model after Inlining (PE2)

```

channel PE2BusInterface( in bit[15:0] addr,
                        bit[31:0] data,
                        ISignal ready,
                        OSignal ack )
  implements IProtocolSlave
{
  void slaveWrite( bit[15:0] a, bit[31:0] d ) {
    ...
  }
  void slaveRead( bit[15:0] a, bit[31:0] *d ) {
    ...
  };
}

channel PE2BusDriver( in bit[15:0] addr,
                      bit[31:0] data,
                      ISignal ready,
                      OSignal ack )
  implements IBusSlave
{
  PE2BusInterface protocol( addr, data, ready, ack );
  void slaveSend(int addr, void* d, int size) {
    for( ; size > 0; size -= 4, ((long*)d)++ ) {
      protocol.slaveWrite( addr, (long*)d );
      waitfor( ... );
    }
  }
  void slaveReceive(int addr, void* d, int size) {
    for( ; size > 0; size -= 4, ((long*)d)++ ) {
      protocol.slaveRead( addr, (long*)d );
      waitfor( ... );
    }
  };
}

behavior PE2( in bit[15:0] addr,
              bit[31:0] data,
              ISignal ready,
              OSignal ack )
{
  PE2BusDriver bus( addr, data,
                    ready, ack );
  int v1;
  B13Rcv b13rcv( bus, v1 );
  B3   b3   ( v1, bus );
  B34Snd b34snd( bus );

  void main(void) {
    b13rcv.main();
    b3.main();
    b34snd.main();
  }
}


```

The SpecC Methodology

Copyright ©2001 A. Gerstlauer  36

Communication Model

- **Component & bus structure/architecture**
 - Top level of hierarchy
- **Bus-functional component models**
 - Timing-accurate bus protocols
 - Behavioral component description
- **Timed**
 - Estimated component delays



The SpecC Methodology


Copyright ©2001 A. Gerstlauer



37

Backend

- **Clock-accurate implementation of PEs**
 - Hardware synthesis
 - Software development
 - Interface synthesis



The SpecC Methodology

Copyright ©2001 A. Gerstlauer



38

Hardware Synthesis

PE2

- B13rcv
- v1
- B3
- B34snd

PE2_CLK
PE2_CLK
PE2_CLK

Clock boundaries

- **Schedule operations into clock cycles**
 - Define clock boundaries in leaf behavior C code
 - Create FSMD model from scheduled C code

The SpecC Methodology Copyright ©2001 A. Gerstlauer CEC8 39

Scheduled Hardware Model

Hierarchical FSMD:

```

behavior B3( in int v1, IBusSlave bus )
{
    void main(void) {
        enum { S0, S1, S2, ..., Sn } state = S0;

        while( state != Sn ) {
            waitfor( PE2_CLK ); // wait for clock edge

            switch( state ) {
                ...
                case Si:
                    r1 = v1; // memory read
                    if( r0 )
                        state = Si+1;
                    else
                        state = Si+2;
                    break;
                case Si+1: // receive message
                    bus.slaveReceive( C2, ... );
                    state = Si+2;
                    break;
                case Si+2:
                    r0 += r1; // ALU operation
                    state = Si+3;
                    break;
                ...
            }
        }
    }
}

```

The SpecC Methodology Copyright ©2001 A. Gerstlauer CEC8 40

Hardware Interface Synthesis

- Specification: timing diagram / constraints

address[15:0]

data[31:0]

ready

ack

(10, 20)

(5, 15)

- FSM implementation: clock cycles

CLK

address[15:0]

data[31:0]

ready

ack

Copyright ©2001 A. Gerstlauer

The SpecC Methodology

CEC8 41

Hardware Interface FSM

```

channel HWBusDriver( in bit[15:0] addr, bit[31:0] data,
                      ISignal ready, OSignal ack )
implements IBusSlave
{
    void slaveSend( int a, void* d, int size ) {
        enum { S0, S1, S2, S3, S4, S5 } state = S0;
        while( state != S5 ) {
            waitfor( PE2_CLK );           // wait for clock edge
            switch( state ) {
                case S0: // sample ready, address
                    if( (ready.val() == 1) && (addr == a) ) state = S1;
                    break;
                case S1: // read memory, drive data bus
                    data = *( ((long*)d)++ );
                    state = S2;
                    break;
                case S2: // raise ack, advance counter
                    ack.set( 1 );
                    size--;
                    state = S3;
                    break;
                case S3: // sample ready
                    if( ready.val() == 0 ) state = S4;
                    break;
                case S4: // reset ack, loop condition
                    ack.set( 0 );
                    if( size != 0 ) state = S0 else state = S5;
            }
        }
        void slaveReceive( int a, void* d, int size ) { ... }
    }
}

```

•

!ready && addr != a

S0

data = *d
d++

S1

ack = 1
size = size - 1

S2

ready

S3

ack = 0



S4



S5

The SpecC Methodology

Copyright ©2001 A. Gerstlauer

CEC8 42





Implementation Model

- **Cycle-accurate system description**
 - RTL description of hardware
 - Behavioral/structural FSMD view
 - Assembly code for processors
 - Instruction-set co-simulation
 - Clocked bus communication
 - Bus interface timing based on PE clock

```

graph TD
    A([Specification model]) --> B[Architecture exploration]
    B --> C([Architecture model])
    C --> D[Communication synthesis]
    D --> E([Communication model])
    E --> F[Backend]
    F --> G([Implementation model])
  
```

The flowchart illustrates the SpecC Implementation Model process. It starts with a 'Specification model' (oval), which leads to 'Architecture exploration' (rectangle). This is followed by an 'Architecture model' (oval), 'Communication synthesis' (rectangle), a 'Communication model' (oval), and finally a 'Backend' (rectangle). The 'Backend' leads to the final 'Implementation model' (oval).

The SpecC Methodology Copyright ©2001 A. Gerstlauer CECB 47

Summary & Conclusions

- **SpecC system-level design methodology & language**
 - Four levels of abstraction
 - Specification model: untimed, functional
 - Architecture model: estimated, structural
 - Communication model: timed, bus-functional
 - Implementation model: cycle-accurate, RTL/IS
 - Specification to RTL
 - System synthesis
 1. Architecture exploration (map computation to components)
 2. Communication synthesis (map communication to busses)
 3. hardware synthesis, software compilation, interface synthesis
 - Backend
- **Well-defined, formal models & transformations**
 - Automatic, gradual refinement
 - Executable models, testbench re-use
 - Simple verification

The SpecC Methodology Copyright ©2001 A. Gerstlauer CECB 48